summaryrefslogtreecommitdiff
path: root/src/southbridge/nvidia/ck804/early_smbus.c
blob: a310422d912764991fab3d25460e4ba1457185d7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2004 Tyan Computer
 * Written by Yinghai Lu <yhlu@tyan.com> for Tyan Computer.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <stdint.h>
#include <arch/io.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <device/pci.h>
#include <device/pci_def.h>
#include <device/pci_ids.h>

#include "smbus.h"
#include "early_smbus.h"

#define SMBUS_BAR_BASE 0x20
#define SMBUS_IO_BASE 0x1000
#define SMBUS_IO_SIZE 0x0040

#define SMBUS_BAR(x) (SMBUS_BAR_BASE + 4 * (x))
#define SMBUS_BASE(x) (SMBUS_IO_BASE + SMBUS_IO_SIZE * (x))

void enable_smbus(void)
{
	pci_devfn_t dev;

	dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_NVIDIA,
				PCI_DEVICE_ID_NVIDIA_CK804_SMB), 0);
	if (dev == PCI_DEV_INVALID)
		die("SMBus controller not found\n");

	/* Set SMBus I/O base. */
	pci_write_config32(dev, SMBUS_BAR(0), SMBUS_BASE(0) | 1);
	pci_write_config32(dev, SMBUS_BAR(1), SMBUS_BASE(1) | 1);

	/* Set SMBus I/O space enable. */
	pci_write_config16(dev, 0x4, 0x01);

	/* Clear any lingering errors, so the transaction will run. */
	outb(inb(SMBUS_BASE(0) + SMBHSTSTAT), SMBUS_BASE(0) + SMBHSTSTAT);
	outb(inb(SMBUS_BASE(1) + SMBHSTSTAT), SMBUS_BASE(1) + SMBHSTSTAT);

	printk(BIOS_DEBUG, "SMBus controller enabled\n");
}

int ck804_smbus_read_byte(unsigned bus, unsigned device, unsigned address)
{
	return do_smbus_read_byte(SMBUS_BASE(bus), device, address);
}

int ck804_smbus_write_byte(unsigned bus, unsigned device, unsigned address,
			   unsigned char val)
{
	return do_smbus_write_byte(SMBUS_BASE(bus), device, address, val);
}

int smbus_read_byte(unsigned device, unsigned address)
{
	return ck804_smbus_read_byte(0, device, address);
}

int smbus_write_byte(unsigned device, unsigned address, unsigned char val)
{
	return ck804_smbus_write_byte(0, device, address, val);
}