Makefile.inc « rl5c476 « ricoh « southbridge « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/southbridge/ricoh/rl5c476/Makefile.inc

blob: 3fa232f1f8a8941b0a9ceca4da735e89c596fa8f (plain)

ifeq ($(CONFIG_SOUTHBRIDGE_RICOH_RL5C476),y)

ramstage-y += rl5c476.c

endif