Makefile.inc « pci1x2x « ti « southbridge « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/southbridge/ti/pci1x2x/Makefile.inc

blob: 4f2a3d3ec930252760edb68dcf2e027aafc9c8d0 (plain)

ifeq ($(CONFIG_SOUTHBRIDGE_TI_PCI1X2X),y)

ramstage-y += pci1x2x.c

endif