blob: 02cdd34e031132f1e69058f9ff12e8c6a0e40f45 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
##
## This file is part of the coreboot project.
##
## Copyright (C) 2008-2009 coresystems GmbH
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc.
##
config SOUTHBRIDGE_VIA_VT8237R
bool
select HAVE_DEBUG_SMBUS
select IOAPIC
if SOUTHBRIDGE_VIA_VT8237R
if NORTHBRIDGE_AMD_K8 || NORTHBRIDGE_AMD_FAM10
config SOUTH_BRIDGE_OPTIONS # dummy
def_bool y
select HAVE_SMI_HANDLER
endif
config EPIA_VT8237R_INIT
bool
default n
config BOOTBLOCK_SOUTHBRIDGE_INIT
string
default "southbridge/via/vt8237r/bootblock.c"
endif
|
