summaryrefslogtreecommitdiff
path: root/src/superio/fintek/f81866d/f81866d.h
blob: 70a33b67b8704cb77007ee83add3e5c5bc5413c8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
 * Copyright (C) 2015 BAP - Bruhnspace Advanced Projects
 * (Written by Fabian Kunkel <fabi@adv.bruhnspace.com> for BAP)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc.
 */

/*
 * Datasheet:
 *  - Name: F81866D/A-I, Release Date: Jan 2012, Version: V0.12P
 *  - Link: http://www.alldatasheet.com/datasheet-pdf/pdf/459085/FINTEK/F81866AD-I.html
 */

#ifndef SUPERIO_FINTEK_F81866_H
#define SUPERIO_FINTEK_F81866_H

/* Logical Device Numbers (LDN) */
#define F81866D_FDC	0x00	/* Floppy */
#define F81866D_SP1	0x10	/* UART1 */
#define F81866D_SP2	0x11	/* UART2 */
#define F81866D_SP3	0x12	/* UART3 */
#define F81866D_SP4	0x13	/* UART4 */
#define F81866D_SP5	0x14	/* UART3 */
#define F81866D_SP6	0x15	/* UART4 */
#define F81866D_PP	0x03	/* Parallel Port */
#define F81866D_HWM	0x04	/* Hardware Monitor */
#define F81866D_KBC	0x05	/* Keyboard/Mouse */
#define F81866D_GPIO	0x06	/* General Purpose I/O (GPIO) */
#define F81866D_WDT	0x07	/* Watchdog */
#define F81866D_PME	0x0a	/* Power Management Events (PME) */

#endif /* SUPERIO_FINTEK_F81866_H */