summaryrefslogtreecommitdiff
path: root/src/superio/nuvoton/wpcm450/early_init.c
blob: 2a3bf02d77d9cf4f8244aca0f6d2ee6f3edd0cac (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2011 Advanced Micro Devices, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <arch/io.h>
#include <device/pnp_def.h>
#include "wpcm450.h"

static void wpcm450_pnp_set_logical_device(u8 dev, u16 port)
{
	outb(0x7, port);
	outb(dev, port+1);
}

static void wpcm450_pnp_set_enable(u8 dev, u16 port, u8 enable)
{
	outb(0x30, port);
	outb(enable, port+1);
}

static void wpcm450_pnp_set_iobase(u8 dev, u16 port, u8 index, u16 iobase)
{
	outb(index, port);
	outb((iobase>>8)&0xFF, port+1);
	outb(index+1, port);
	outb(iobase&0xFF, port+1);
}

void wpcm450_enable_dev(u8 dev, u16 port, u16 iobase)
{
	wpcm450_pnp_set_logical_device(dev, port);
	wpcm450_pnp_set_enable(dev, port, 0);
	if (iobase)
		wpcm450_pnp_set_iobase(dev, port, PNP_IDX_IO0, iobase);
	wpcm450_pnp_set_enable(dev, port, 1);
}