1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
|
/**
* @file
*
* Install of family 10h model 5 support
*
* This file generates the defaults tables for family 10h model 5 processors.
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: Core
* @e \$Revision: 44323 $ @e \$Date: 2010-12-22 01:24:58 -0700 (Wed, 22 Dec 2010) $
*/
/*****************************************************************************
*
* Copyright (c) 2011, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*
***************************************************************************/
#ifdef OPTION_FAMILY10H
#if OPTION_FAMILY10H == TRUE
#ifdef OPTION_FAMILY10H_BL
#if OPTION_FAMILY10H_BL == TRUE
extern CONST REGISTER_TABLE ROMDATA F10RevCPciRegisterTable;
extern CONST REGISTER_TABLE ROMDATA F10RevCMsrRegisterTable;
extern CONST REGISTER_TABLE ROMDATA F10RevCHtPhyRegisterTable;
extern CONST REGISTER_TABLE ROMDATA F10BlPciRegisterTable;
extern CONST REGISTER_TABLE ROMDATA F10BlMsrRegisterTable;
extern CONST REGISTER_TABLE ROMDATA F10BlHtPhyRegisterTable;
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF10BlMicroCodePatchesStruct;
extern F_CPU_GET_FAMILY_SPECIFIC_ARRAY GetF10BlMicrocodeEquivalenceTable;
extern F_CPU_GET_IDD_MAX F10CommonRevCGetProcIddMax;
extern F_CPU_GET_NB_FREQ F10CommonRevCGetNbFrequency;
extern F_CPU_IS_NBCOF_INIT_NEEDED F10CommonRevCGetNbCofVidUpdate;
extern F_IS_NB_PSTATE_ENABLED F10CommonRevCIsNbPstateEnabled;
extern F_CPU_NUMBER_OF_BRANDSTRING_CORES F10CommonRevCGetNumberOfCoresForBrandstring;
#if USES_REGISTER_TABLES == TRUE
CONST REGISTER_TABLE ROMDATA *F10BlRegisterTables[] =
{
#if BASE_FAMILY_PCI == TRUE
&F10PciRegisterTable,
#endif
#if MODEL_SPECIFIC_PCI == TRUE
&F10SingleLinkPciRegisterTable,
#endif
#if MODEL_SPECIFIC_PCI == TRUE
&F10RevCPciRegisterTable,
#endif
#if MODEL_SPECIFIC_PCI == TRUE
&F10BlPciRegisterTable,
#endif
#if BASE_FAMILY_MSR == TRUE
&F10MsrRegisterTable,
#endif
#if MODEL_SPECIFIC_MSR == TRUE
&F10RevCMsrRegisterTable,
#endif
#if MODEL_SPECIFIC_MSR == TRUE
&F10BlMsrRegisterTable,
#endif
#if MODEL_SPECIFIC_HT_PCI == TRUE
&F10HtPhyRegisterTable,
#endif
#if MODEL_SPECIFIC_HT_PCI == TRUE
&F10RevCHtPhyRegisterTable,
#endif
#if MODEL_SPECIFIC_HT_PCI == TRUE
&F10BlHtPhyRegisterTable,
#endif
// the end.
NULL
};
#endif
#if USES_REGISTER_TABLES == TRUE
CONST TABLE_ENTRY_TYPE_DESCRIPTOR ROMDATA F10BlTableEntryTypeDescriptors[] =
{
{MSRREGISTER, SetRegisterForMsrEntry},
{PCIREGISTER, SetRegisterForPciEntry},
{ErrataWorkaround, SetRegisterForErrataWorkaroundEntry},
{HtPhyRegister, SetRegisterForHtPhyEntry},
{HtPhyRangeRegister, SetRegisterForHtPhyRangeEntry},
{DeemphasisRegister, SetRegisterForDeemphasisEntry},
{ProfileFixup, SetRegisterForPerformanceProfileEntry},
{HtHostPciRegister, SetRegisterForHtHostEntry},
{HtTokenPciRegister, (PF_DO_TABLE_ENTRY)CommonVoid},
{CoreCountsPciRegister, SetRegisterForCoreCountsPerformanceEntry},
{ProcCountsPciRegister, SetRegisterForProcessorCountsEntry},
{HtFeatPciRegister, SetRegisterForHtFeaturePciEntry},
{HtPhyProfileRegister, SetRegisterForHtPhyProfileEntry},
// End
{TableEntryTypeMax, (PF_DO_TABLE_ENTRY)CommonVoid}
};
#endif
CONST CPU_SPECIFIC_SERVICES ROMDATA cpuF10BlServices =
{
0,
#if GET_PSTATE_POWER == TRUE
F10GetPstatePower,
#else
(PF_CPU_GET_PSTATE_POWER) CommonAssert,
#endif
#if GET_PSTATE_FREQ == TRUE
F10GetPstateFrequency,
#else
(PF_CPU_GET_PSTATE_FREQ) CommonAssert,
#endif
#if DISABLE_PSTATE == TRUE
F10DisablePstate,
#else
(PF_CPU_DISABLE_PSTATE) CommonAssert,
#endif
#if TRANSITION_PSTATE == TRUE
F10TransitionPstate,
#else
(PF_CPU_TRANSITION_PSTATE) CommonAssert,
#endif
#if PROC_IDD_MAX == TRUE
F10CommonRevCGetProcIddMax,
#else
(PF_CPU_GET_IDD_MAX) CommonAssert,
#endif
#if GET_TSC_RATE == TRUE
F10GetTscRate,
#else
(PF_CPU_GET_TSC_RATE) CommonAssert,
#endif
#if PSTATE_TRANSITION_LATENCY == TRUE
F10GetPstateTransLatency,
#else
(PF_CPU_PSTATE_TRANSITION_LATENCY) CommonAssert,
#endif
#if GET_PSTATE_REGISTER_INFO == TRUE
F10GetPstateRegisterInfo,
#else
(PF_CPU_GET_PSTATE_REGISTER_INFO) CommonAssert,
#endif
#if GET_PSTATE_MAX_STATE == TRUE
F10GetPstateMaxState,
#else
(PF_CPU_GET_PSTATE_MAX_STATE) CommonAssert,
#endif
#if SET_PSTATE_LEVELING_REG == TRUE
F10PstateLevelingCoreMsrModify,
#else
(PF_CPU_SET_PSTATE_LEVELING_REG) CommonAssert,
#endif
#if GET_NB_FREQ == TRUE
F10CommonRevCGetNbFrequency,
#else
(PF_CPU_GET_NB_FREQ) CommonAssert,
#endif
#if IS_NBCOF_INIT_NEEDED == TRUE
F10CommonRevCGetNbCofVidUpdate,
#else
(PF_CPU_IS_NBCOF_INIT_NEEDED) CommonAssert,
#endif
#if AP_INITIAL_LAUNCH == TRUE
F10LaunchApCore,
#else
(PF_CPU_AP_INITIAL_LAUNCH) CommonAssert,
#endif
#if (BRAND_STRING1 == TRUE) || (BRAND_STRING2 == TRUE)
F10CommonRevCGetNumberOfCoresForBrandstring,
#else
(PF_CPU_NUMBER_OF_BRANDSTRING_CORES) CommonAssert,
#endif
#if GET_AP_MAILBOX_FROM_HW == TRUE
F10GetApMailboxFromHardware,
#else
(PF_CPU_AMD_GET_AP_MAILBOX_FROM_HARDWARE) CommonAssert,
#endif
#if SET_AP_CORE_NUMBER == TRUE
F10SetApCoreNumber,
#else
(PF_CPU_SET_AP_CORE_NUMBER) CommonAssert,
#endif
#if GET_AP_CORE_NUMBER == TRUE
F10GetApCoreNumber,
#else
(PF_CPU_GET_AP_CORE_NUMBER) CommonAssert,
#endif
#if TRANSFER_AP_CORE_NUMBER == TRUE
F10TransferApCoreNumber,
#else
(PF_CPU_TRANSFER_AP_CORE_NUMBER) CommonAssert,
#endif
#if ID_POSITION_INITIAL_APICID == TRUE
F10CpuAmdCoreIdPositionInInitialApicId,
#else
(PF_CORE_ID_POSITION_IN_INITIAL_APIC_ID) CommonAssert,
#endif
#if SAVE_FEATURES == TRUE
F10SaveFeatures,
#else
(PF_CPU_SAVE_FEATURES) CommonAssert,
#endif
#if WRITE_FEATURES == TRUE
F10WriteFeatures,
#else
(PF_CPU_WRITE_FEATURES) CommonAssert,
#endif
#if SET_WARM_RESET_FLAG == TRUE
F10SetAgesaWarmResetFlag,
#else
(PF_CPU_SET_WARM_RESET_FLAG) CommonAssert,
#endif
#if GET_WARM_RESET_FLAG == TRUE
F10GetAgesaWarmResetFlag,
#else
(PF_CPU_GET_WARM_RESET_FLAG) CommonAssert,
#endif
#if BRAND_STRING1 == TRUE
GetF10BrandIdString1,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if BRAND_STRING2 == TRUE
GetF10BrandIdString2,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_PATCHES == TRUE
GetF10BlMicroCodePatchesStruct,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_PATCHES_EQUIVALENCE_TABLE == TRUE
GetF10BlMicrocodeEquivalenceTable,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_CACHE_INFO == TRUE
GetF10CacheInfo,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_SYSTEM_PM_TABLE == TRUE
GetF10SysPmTable,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_WHEA_INIT == TRUE
GetF10WheaInitData,
#else
(PF_CPU_GET_FAMILY_SPECIFIC_ARRAY) CommonAssert,
#endif
#if GET_PLATFORM_TYPE_SPECIFIC_INFO == TRUE
F10GetPlatformTypeSpecificInfo,
#else
(PF_CPU_GET_PLATFORM_TYPE_SPECIFIC_INFO) CommonAssert,
#endif
#if IS_NB_PSTATE_ENABLED == TRUE
F10CommonRevCIsNbPstateEnabled,
#else
(PF_IS_NB_PSTATE_ENABLED) CommonAssert,
#endif
#if (BASE_FAMILY_HT_PCI == TRUE)
F10DoesLinkHaveHtPhyFeats,
#else
(PF_DOES_LINK_HAVE_HTFPY_FEATS) CommonReturnFalse,
#endif
#if (BASE_FAMILY_HT_PCI == TRUE)
F10SetHtPhyRegister,
#else
(PF_SET_HT_PHY_REGISTER) CommonAssert,
#endif
#if BASE_FAMILY_PCI == TRUE
F10GetHtLinkFeatures,
#else
(PF_GET_HT_LINK_FEATURES) CommonAssert,
#endif
#if USES_REGISTER_TABLES == TRUE
(REGISTER_TABLE **) F10BlRegisterTables,
#else
NULL,
#endif
#if USES_REGISTER_TABLES == TRUE
(TABLE_ENTRY_TYPE_DESCRIPTOR *) F10BlTableEntryTypeDescriptors,
#else
NULL,
#endif
NULL,
#if AGESA_ENTRY_INIT_EARLY == TRUE
GetCommonEarlyInitOnCoreTable
#else
(PF_GET_EARLY_INIT_TABLE) CommonVoid
#endif
};
#define BL_SOCKETS 1
#define BL_MODULES 1
#define BL_RECOVERY_SOCKETS 1
#define BL_RECOVERY_MODULES 1
extern F_CPU_GET_SUBFAMILY_ID_ARRAY GetF10BlLogicalIdAndRev;
#define OPT_F10_BL_ID (PF_CPU_GET_SUBFAMILY_ID_ARRAY) GetF10BlLogicalIdAndRev,
#ifndef ADVCFG_PLATFORM_SOCKETS
#define ADVCFG_PLATFORM_SOCKETS BL_SOCKETS
#else
#if ADVCFG_PLATFORM_SOCKETS < BL_SOCKETS
#undef ADVCFG_PLATFORM_SOCKETS
#define ADVCFG_PLATFORM_SOCKETS BL_SOCKETS
#endif
#endif
#ifndef ADVCFG_PLATFORM_MODULES
#define ADVCFG_PLATFORM_MODULES BL_MODULES
#else
#if ADVCFG_PLATFORM_MODULES < BL_MODULES
#undef ADVCFG_PLATFORM_MODULES
#define ADVCFG_PLATFORM_MODULES BL_MODULES
#endif
#endif
#define OPT_F10_BL_CPU {AMD_FAMILY_10_BL, &cpuF10BlServices},
#else
#define OPT_F10_BL_CPU
#define OPT_F10_BL_ID
#endif
#else
#define OPT_F10_BL_CPU
#define OPT_F10_BL_ID
#endif
#else
#define OPT_F10_BL_CPU
#define OPT_F10_BL_ID
#endif
#else
#define OPT_F10_BL_CPU
#define OPT_F10_BL_ID
#endif
|
