1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
|
/* $NoKeywords:$ */
/**
* @file
*
* mu.h
*
* Utility support
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: (Mem)
* @e \$Revision: 38442 $ @e \$Date: 2010-09-24 06:39:57 +0800 (Fri, 24 Sep 2010) $
*
**/
/*
*****************************************************************************
*
* Copyright (c) 2011, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* ***************************************************************************
*
*/
#ifndef _MU_H_
#define _MU_H_
/*----------------------------------------------------------------------------
* Mixed (DEFINITIONS AND MACROS / TYPEDEFS, STRUCTURES, ENUMS)
*
*----------------------------------------------------------------------------
*/
/*-----------------------------------------------------------------------------
* DEFINITIONS AND MACROS
*
*-----------------------------------------------------------------------------
*/
#ifndef PSO_ENTRY
#define PSO_ENTRY UINT8
#endif
//
// Maximum value macro
//
#define MAX(X, Y) (((X) < (Y)) ? (Y) : (X))
//
// Minimum Value macro
//
#define MIN(X, Y) (((X) < (Y)) ? (X) : (Y))
//
// Absolute Value Macro
//
#define ABS(X) (((X) < 0) ? (-(X)) : (X))
/*----------------------------------------------------------------------------
* TYPEDEFS, STRUCTURES, ENUMS
*
*----------------------------------------------------------------------------
*/
/// Test patterns for DQS training
typedef enum {
TestPattern0, ///< Test pattern used in first pass of receiver enable training
TestPattern1, ///< Test pattern used in first pass of receiver enable training
TestPattern2, ///< Test pattern used in second pass of receiver enable training
TestPatternJD1B, ///< 72-bit test pattern used in position training (ganged mode)
TestPatternJD1A, ///< 72-bit test pattern used in position training
TestPatternJD256B, ///< 256-bit test pattern used in position training (ganged mode)
TestPatternJD256A, ///< 256-bit test pattern used in position training
TestPatternML, ///< Test pattern used in first pass of max latency training
TestPattern3, ///< Test pattern used in first pass of receiver enable training
TestPattern4 ///< Test pattern used in first pass of receiver enable training
} TRAIN_PATTERN;
/*----------------------------------------------------------------------------
* FUNCTIONS PROTOTYPE
*
*----------------------------------------------------------------------------
*/
VOID
MemUWriteCachelines (
IN UINT32 Address,
IN UINT8 Pattern[],
IN UINT16 ClCount
);
VOID
MemUReadCachelines (
IN UINT8 Buffer[],
IN UINT32 Address,
IN UINT16 ClCount
);
VOID
MemUDummyCLRead (
IN UINT32 Address
);
VOID
MemUFlushPattern (
IN UINT32 Address,
IN UINT16 ClCount
);
VOID
MemUFillTrainPattern (
IN TRAIN_PATTERN Pattern,
IN UINT8 Buffer[],
IN UINT16 Size
);
UINT32
MemUSetUpperFSbase (
IN UINT32 Address,
IN OUT MEM_DATA_STRUCT *MemPtr
);
VOID
MemUSetTargetWTIO (
IN UINT32 Address,
IN OUT MEM_DATA_STRUCT *MemPtr
);
VOID
MemUResetTargetWTIO (
IN OUT MEM_DATA_STRUCT *MemPtr
);
VOID
MemUProcIOClFlush (
IN UINT32 Address,
IN UINT16 ClCount,
IN OUT MEM_DATA_STRUCT *MemPtr
);
VOID
MemUWait10ns (
IN UINT32 Count,
IN OUT MEM_DATA_STRUCT *MemPtr
);
VOID
MemUGetWrLvNblErr (
IN OUT UINT16 *ErrBitmap,
IN UINT32 TestAddr,
IN UINT16 ClCount
);
VOID
AlignPointerTo16Byte (
IN OUT UINT8 **BufferPtrPtr
);
VOID *
FindPSOverrideEntry (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN PSO_ENTRY EntryType,
IN UINT8 SocketID,
IN UINT8 ChannelID
);
UINT8
GetMaxDimmsPerChannel (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN UINT8 SocketID,
IN UINT8 ChannelID
);
UINT8
GetMaxChannelsPerSocket (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN UINT8 SocketID,
IN AMD_CONFIG_PARAMS *StdHeader
);
UINT8
GetMaxCSPerChannel (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN UINT8 SocketID,
IN UINT8 ChannelID
);
UINT8
GetSpdSocketIndex (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN UINT8 SocketID,
IN AMD_CONFIG_PARAMS *StdHeader
);
UINT8
GetSpdChannelIndex (
IN PSO_TABLE *PlatformMemoryConfiguration,
IN UINT8 SocketID,
IN UINT8 ChannelID,
IN AMD_CONFIG_PARAMS *StdHeader
);
UINT32
GetVarMtrrHiMsk (
IN CPU_LOGICAL_ID *LogicalIdPtr,
IN AMD_CONFIG_PARAMS *StdHeader
);
VOID
MemUMFenceInstr (
VOID
);
#endif /* _MU_H_ */
|
