1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
|
/* $NoKeywords:$ */
/**
* @file
*
* AMD Family_15 P-state HPC mode Initialization
*
* Enables High performance Computing mode.
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: CPU/Family/0x15
* @e \$Revision: 57421 $ @e \$Date: 2011-08-03 19:59:42 -0600 (Wed, 03 Aug 2011) $
*
*/
/*
******************************************************************************
*
* Copyright (C) 2012 Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************
*/
/*----------------------------------------------------------------------------------------
* M O D U L E S U S E D
*----------------------------------------------------------------------------------------
*/
#include "AGESA.h"
#include "amdlib.h"
#include "GeneralServices.h"
#include "cpuServices.h"
#include "cpuRegisters.h"
#include "cpuFamilyTranslation.h"
#include "heapManager.h"
#include "cpuF15PowerMgmt.h"
#include "CommonReturns.h"
#include "cpuPstateHpcMode.h"
#include "cpuPstateTables.h"
#include "Filecode.h"
CODE_GROUP (G3_DXE)
RDATA_GROUP (G3_DXE)
#define FILECODE PROC_CPU_FAMILY_0X15_F15PSTATEHPCMODE_FILECODE
/*----------------------------------------------------------------------------------------
* D E F I N I T I O N S A N D M A C R O S
*----------------------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------------------
* T Y P E D E F S A N D S T R U C T U R E S
*----------------------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------------------
* P R O T O T Y P E S O F L O C A L F U N C T I O N S
*----------------------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------------------
* E X P O R T E D F U N C T I O N S
*----------------------------------------------------------------------------------------
*/
/*---------------------------------------------------------------------------------------*/
/**
* entry point for enabling High Performance Computing.
*
* This function must be run after P-states initialization and before enabling low power P-states
*
* @param[in] PstateHpcModeServices The current CPU's family services.
* @param[in] PlatformConfig Contains the runtime modifiable feature input data.
* @param[in] StdHeader Config handle for library and services.
*
* @retval AGESA_SUCCESS Always succeeds.
*
*/
AGESA_STATUS
STATIC
F15InitializePstateHpcMode (
IN PSTATE_HPC_MODE_FAMILY_SERVICES *PstateHpcModeServices,
IN PLATFORM_CONFIGURATION *PlatformConfig,
IN AMD_CONFIG_PARAMS *StdHeader
)
{
UINT8 OriginalPstate;
UINT8 X;
UINT32 Socket;
UINT32 Module;
UINT32 Core;
UINT32 SocketCount;
UINT32 i;
UINT64 MsrData;
PCI_ADDR PciAddr;
AGESA_STATUS IgnoredSts;
AGESA_STATUS Flag;
F15_CPB_CTRL_REGISTER CpbCtrl;
CLK_PWR_TIMING_CTRL2_REGISTER CPTC2;
HTC_REGISTER Htc;
CPU_SPECIFIC_SERVICES *FamilySpecificServices;
LOCATE_HEAP_PTR LocateHeapParams;
PSTATE_LEVELING *PStateLevelingBuffer;
PSTATE_LEVELING *PStateLevelingBufferTemp;
Flag = AGESA_SUCCESS;
// Locate P-State data buffer
LocateHeapParams.BufferHandle = AMD_PSTATE_DATA_BUFFER_HANDLE;
if (HeapLocateBuffer (&LocateHeapParams, StdHeader) != AGESA_SUCCESS) {
Flag = AGESA_ERROR;
PStateLevelingBuffer = NULL;
SocketCount = 1;
} else {
PStateLevelingBuffer = ((S_CPU_AMD_PSTATE *) (LocateHeapParams.BufferPtr))->PStateLevelingStruc;
SocketCount = ((S_CPU_AMD_PSTATE *) (LocateHeapParams.BufferPtr))->TotalSocketInSystem;
}
// Step1. Read MSRC001_0063[CurPstate] and store the value in OriginalPstate.
LibAmdMsrRead (MSR_PSTATE_STS, &MsrData, StdHeader);
OriginalPstate = (UINT8) (((PSTATE_STS_MSR *) &MsrData)->CurPstate);
// Step2. Write 0 to MSRC001_0062[PstateCmd].
// Step3. Wait for MSRC001_0063[CurPstate] == 0.
GetCpuServicesOfCurrentCore ((CONST CPU_SPECIFIC_SERVICES **)&FamilySpecificServices, StdHeader);
FamilySpecificServices->TransitionPstate (FamilySpecificServices, (UINT8) 0, (BOOLEAN) TRUE, StdHeader);
// Step4. If D18F4x15C[NumBoostStates] != D18F3xDC[PstateMaxVal], execute the following sequence
// 4.A Set X = D18F4x15C[NumBoostStates].
// 4.B If X+1 == D18F3xDC[PstateMaxVal], go to step 5.
// 4.C Copy MSRC001_00[6B:64] indexed by P-state X to MSRC001_00[6B:64] indexed by P-state X+1.
// 4.D Write 0b to PstateEn from MSRC001_00[6B:64] indexed by P-state X+1.
// 4.E Set X = X+1 and go to step B.
IdentifyCore (StdHeader, &Socket, &Module, &Core, &IgnoredSts);
GetPciAddress (StdHeader, Socket, Module, &PciAddr, &IgnoredSts);
PciAddr.Address.Function = FUNC_4;
PciAddr.Address.Register = CPB_CTRL_REG;
LibAmdPciRead (AccessWidth32, PciAddr, &CpbCtrl, StdHeader); // F4x15C
PciAddr.Address.Function = FUNC_3;
PciAddr.Address.Register = CPTC2_REG;
LibAmdPciRead (AccessWidth32, PciAddr, &CPTC2, StdHeader); // F3xDC
// In case that F3xDC[PstateMaxVal] was increased by Low Power Pstate function during the first time of running that function.
// Get the real PstateMaxVal by checking C001_00[6B:64][PsEnable]
while (CPTC2.PstateMaxVal != 0) {
LibAmdMsrRead ((PS_REG_BASE + CPTC2.PstateMaxVal), &MsrData, StdHeader);
if ((MsrData & BIT63) == BIT63) {
break;
}
CPTC2.PstateMaxVal--;
}
if (CpbCtrl.NumBoostStates != CPTC2.PstateMaxVal) {
X = (UINT8) CpbCtrl.NumBoostStates;
while ((X + 1) < (UINT8) CPTC2.PstateMaxVal) {
LibAmdMsrRead ((PS_REG_BASE + X), &MsrData, StdHeader);
MsrData &= ~BIT63;
LibAmdMsrWrite ((PS_REG_BASE + X + 1), &MsrData, StdHeader);
// Make sure Agesa doesn't declared the P-states modified by these algorithms to the OS
if (PStateLevelingBuffer != NULL) {
PStateLevelingBufferTemp = PStateLevelingBuffer;
for (i = 0; i < SocketCount; i++) {
PStateLevelingBufferTemp->PStateCoreStruct[0].PStateStruct[X + 1].PStateEnable = 0;
//Calculate next node buffer address
PStateLevelingBufferTemp = (PSTATE_LEVELING *) ((UINT8 *) PStateLevelingBufferTemp + (UINTN) sizeof (PSTATE_LEVELING) + (UINTN) (PStateLevelingBufferTemp->PStateCoreStruct[0].PStateMaxValue * sizeof (S_PSTATE_VALUES)));
}
}
X++;
}
}
// Step5. Write OriginalPstate to MSRC001_0062[PstateCmd].
// Step6. Wait for MSRC001_0063[CurPstate] == OriginalPstate.
FamilySpecificServices->TransitionPstate (FamilySpecificServices, OriginalPstate, (BOOLEAN) TRUE, StdHeader);
// Step7. Write D18F3x64[HtcPstateLimit] with the value from D18F3xDC[PstateMaxVal]
PciAddr.Address.Register = HTC_REG;
LibAmdPciRead (AccessWidth32, PciAddr, &Htc, StdHeader); // F3x64
Htc.HtcPstateLimit = CPTC2.PstateMaxVal;
LibAmdPciWrite (AccessWidth32, PciAddr, &Htc, StdHeader); // F3x64
return Flag;
}
CONST PSTATE_HPC_MODE_FAMILY_SERVICES ROMDATA F15PstateHpcSupport =
{
0,
F15InitializePstateHpcMode
};
|
