1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
|
/* $NoKeywords:$ */
/**
* @file
*
* FCH registers definition
*
*
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: FCH
* @e \$Revision: 281181 $ @e \$Date: 2013-12-18 02:18:55 -0600 (Wed, 18 Dec 2013) $
*
*/
/*
*****************************************************************************
*
* Copyright (c) 2008 - 2013, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
****************************************************************************
*/
#define FCH_REVISION "0.0.5.0"
#define FCH_ID "FCH_A05"
#define FCH_VERSION 0x0000
/**
* @page fchinitguide FCH implement phase in AGESA
*
* FCH provides below access to supported FCH service functions
* and data.
* - @subpage fchreset "FCH_INIT_RESET"
* - @subpage fchenv "FCH_INIT_ENV"
* - @subpage fchmid "FCH_INIT_MID"
* - @subpage fchlate "FCH_INIT_LATE"
* - @subpage fchs3early "FCH_INIT_S3_EARLY_RESTORE"
* - @subpage fchs3late "FCH_INIT_S3_LATE_RESTORE"
* - @subpage fchsmm "FCH_SMM_SERVICE"
* - @subpage fchsmmacpion "FCH_SMM_ACPION"
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchreset FCH_INIT_RESET
* @section FCH_INIT_RESET Interface Call
* @par
* Initialize structure referenced by FCH_RESET_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_RESET_CallIn Call Prototype
* @par
* AGESA_STATUS FchInitReset (IN AMD_RESET_PARAMS *ResetParams);
* @subsection FCH_INIT_RESET_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_RESET_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSmbus0BaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSmbus1BaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSioPmeBaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgWatchDogTimerBase </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgGecShadowRomBase </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSpiRomBaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgAcpiPm1EvtBlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgAcpiPm1CntBlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgAcpiPmTmrBlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgCpuControlBlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgAcpiGpe0BlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSmiCmdPortAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgAcpiPmaCntBlkAddr </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_RESET_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_RESET_INTERFACE::IdeEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchenv FCH_INIT_ENV
* @section FCH_INIT_ENV Interface Call
* @par
* Initialize structure referenced by FCH_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_ENV_CallIn Call Prototype
* @par
* AGESA_STATUS FchInitEnv (IN AMD_ENV_PARAMS *EnvParams);
* @subsection FCH_INIT_ENV_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_ENV_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SdConfig </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::AzaliaController </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::IrConfig </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataClass </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataIdeMode </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci1Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci2Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci3Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci4Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchmid FCH_INIT_MID
* @section FCH_INIT_MID Interface Call
* @par
* Initialize structure referenced by FCH_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_MID_CallIn Call Prototype
* @par
* AGESA_STATUS FchInitMid (IN AMD_MID_PARAMS *MidParams);
* @subsection FCH_INIT_MID_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_MID_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::AzaliaController </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataClass </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::IdeEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchlate FCH_INIT_LATE
* @section FCH_INIT_LATE Interface Call
* @par
* Initialize structure referenced by FCH_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_LATE_CallIn Call Prototype
* @par
* AGESA_STATUS FchInitLate (IN AMD_S3SAVE_PARAMS *LateParams);
* @subsection FCH_INIT_LATE_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_LATE_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataClass </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSpiRomBaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchs3early FCH_INIT_S3_EARLY_RESTORE
* @section FCH_INIT_S3_EARLY_RESTORE Interface Call
* @par
* Initialize structure referenced by FCH_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_S3_EARLY_RESTORE_CallIn Call Prototype
* @par
* VOID FchInitS3EarlyRestore (IN FCH_DATA_BLOCK *FchDataPtr);
* @subsection FCH_INIT_S3_EARLY_RESTORE_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_S3_EARLY_RESTORE_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SdConfig </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::AzaliaController </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::IrConfig </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataClass </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataIdeMode </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci1Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci2Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci3Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::Ohci4Enable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchs3late FCH_INIT_S3_LATE_RESTORE
* @section FCH_INIT_S3_LATE_RESTORE Interface Call
* @par
* Initialize structure referenced by FCH_DATA_BLOCK to default recommended value.
* @subsection FCH_INIT_S3_LATE_RESTORE_CallIn Call Prototype
* @par
* VOID FchInitS3LateRestore (IN FCH_DATA_BLOCK *FchDataPtr);
* @subsection FCH_INIT_S3_LATE_RESTORE_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_INIT_S3_LATE_RESTORE_Config Prepare for Configuration Data.
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::AzaliaController </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataClass </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::SataEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> FCH_INTERFACE::IdeEnable </TD><TD class="indexvalue"><B>Optional </B></TD></TR>
* <TR><TD class="indexkey" width=380> BUILD_OPT_CFG::CfgSpiRomBaseAddress </TD><TD class="indexvalue"><B>Required </B></TD></TR>
* </TABLE>
*
*/
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchsmm FCH_SMM_SERVICE
* @section FCH_SMM_SERVICE Interface Call
* Initialize structure referenced by FCHCFG to default recommended value.
* @subsection FCH_SMM_SERVICE_CallIn Call Prototype
* @par
* FchSmmService ((FCHCFG*)pConfig) (Followed PH Interface)
* @subsection FCH_SMM_SERVICE_CallID Service ID
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_SMM_SERVICE --> 0x00010060 </TD></TR>
* </TABLE>
* @subsection FCH_SMM_SERVICE_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_SMM_SERVICE_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define FCH_SMM_SERVICE 0x00010060ul
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page fchsmmacpion FCH_SMM_ACPION
* @section FCH_SMM_ACPION Interface Call
* Initialize structure referenced by FCHCFG to default recommended value.
* @subsection FCH_SMM_ACPION_CallIn Call Prototype
* @par
* FchSmmAcpiOn ((FCHCFG*)pConfig) (Followed PH Interface)
* @subsection FCH_SMM_ACPION_CallID Service ID
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> FCH_SMM_ACPION --> 0x00010061 </TD></TR>
* </TABLE>
* @subsection FCH_SMM_ACPION_CallOut Prepare for Callout
* @par
* Not Applicable (Not necessary for the current implementation)
* @subsection FCH_SMM_ACPION_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define FCH_SMM_ACPION 0x00010061ul
#ifndef OEM_CALLBACK_BASE
#define OEM_CALLBACK_BASE 0x00010100ul
#endif
//0x00 - 0x0F callback functions are reserved for bootblock
#define SATA_PHY_PROGRAMMING OEM_CALLBACK_BASE + 0x10
#define PULL_UP_PULL_DOWN_SETTINGS OEM_CALLBACK_BASE + 0x20
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page CB_SBGPP_RESET_ASSERT_Page CB_SBGPP_RESET_ASSERT
* @section CB_SBGPP_RESET_ASSERT Interface Call
* Initialize structure referenced by FCHCFG to default recommended value.
* @subsection CB_SBGPP_RESET_ASSERT_CallID Service ID
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> CB_SBGPP_RESET_ASSERT --> 0x00010130 </TD></TR>
* </TABLE>
* @subsection CB_SBGPP_RESET_ASSERT_Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define CB_SBGPP_RESET_ASSERT OEM_CALLBACK_BASE + 0x30
/*--------------------------- Documentation Pages ---------------------------*/
/**
* @page CB_SBGPP_RESET_DEASSERT_Page CB_SBGPP_RESET_DEASSERT
* @section CB_SBGPP_RESET_DEASSERT Interface Call
* Initialize structure referenced by FCHCFG to default recommended value.
* @subsection CB_SBGPP_RESET_DEASSERT _CallID Service ID
* @par
* <TABLE border="0">
* <TR><TD class="indexkey" width=380> CB_SBGPP_RESET_DEASSERT --> 0x00010131 </TD></TR>
* </TABLE>
* @subsection CB_SBGPP_RESET_DEASSERT _Config Prepare for Configuration Data.
* @par
* Not necessary on current implementation
*
*/
#define CB_SBGPP_RESET_DEASSERT OEM_CALLBACK_BASE + 0x31
#define CFG_ADDR_PORT 0xCF8
#define CFG_DATA_PORT 0xCFC
#define ALINK_ACCESS_INDEX 0x0CD8
#define ALINK_ACCESS_DATA ALINK_ACCESS_INDEX + 4
/*------------------------------------------------------------------
; I/O Base Address - Should be set by host BIOS
;------------------------------------------------------------------ */
#define DELAY_PORT 0x0E0
#define FCH_8259_CONTROL_REG_MASTER 0x20
#define FCH_8259_MASK_REG_MASTER 0x21
/*------------------------------------------------------------------
; DEBUG_PORT = 8-bit I/O Port Address for POST Code Display
;------------------------------------------------------------------ */
// ASIC VendorID and DeviceIDs
#define ATI_VID 0x1002
#define AMD_FCH_VID 0x1022
#define FCH_DEVICE_ID 0x780B
#define FCH_SATA_VID AMD_FCH_VID // Dev 17 Func 0
#define FCH_SATA_DID 0x7800
#define FCH_SATA_AHCI_DID 0x7801
#define FCH_SATA_RAID_DID 0x7802
#define FCH_SATA_RAID5_DID 0x7803
#define FCH_SATA_AMDAHCI_DID 0x7804
#define FCH_SATA_RAID_DOTHILL_DID 0x7805
#define FCH_SATA_RAID5_DOTHILL_DID 0x780A
#define FCH_USB_OHCI_VID AMD_FCH_VID // Dev 18 Func 0, Dev 19 Func 0
#define FCH_USB_OHCI_DID 0x7807
#define FCH_USB_EHCI_VID AMD_FCH_VID // Dev 18 Func 2, Dev 19 Func 2
#define FCH_USB_EHCI_DID 0x7808
#define FCH_USB_XHCI_VID AMD_FCH_VID // Dev 10 Func 0, Dev 10 Func 1
#define FCH_USB_XHCI_DID 0x7812
#define FCH_USB_XHCI_DID_BOLTON 0x7814
#define FCH_SMBUS_VID AMD_FCH_VID // Dev 20 Func 0
#define FCH_SMBUS_DID 0x780B
#define FCH_IDE_VID AMD_FCH_VID // Dev 20 Func 1
#define FCH_IDE_DID 0x780C
#define FCH_AZALIA_VID AMD_FCH_VID // Dev 20 Func 2
#define FCH_AZALIA_DID 0x780D
#define FCH_LPC_VID AMD_FCH_VID // Dev 20 Func 3
#define FCH_LPC_DID 0x780E
#define FCH_PCIB_VID AMD_FCH_VID // Dev 20 Func 4
#define FCH_PCIB_DID 0x780F
#define FCH_USB_OHCIF_VID AMD_FCH_VID // dev 20 Func 5
#define FCH_USB_OHCIF_DID 0x7809
#define FCH_NIC_VID 0x14E4 // Dev 20 Func 6
#define FCH_NIC_DID 0x1699
#define FCH_SD_VID AMD_FCH_VID // Dev 20 Func 7
#define FCH_SD_DID 0x7806
//FCH Variant
#define FCH_Variant_EFUSE_LOCATION 0x1E // EFUSE bit 240-247
#define FCH_M2 0x01
#define FCH_M3 0x03
#define FCH_M3T 0x07
#define FCH_D2 0x0F
#define FCH_D3 0x1F
#define FCH_D4 0x3F
#define FCH_BOLTON 0x15
#define FCH_YANGTZE 0x39
#define FCH_YANGTZEA1 0x3A
//Misc
#define R_FCH_ACPI_PM1_STATUS 0x00
#define R_FCH_ACPI_PM1_ENABLE 0x02
#define R_FCH_ACPI_PM_CONTROL 0x04
#define R_FCH_ACPI_EVENT_STATUS 0x20
#define R_FCH_ACPI_EVENT_ENABLE 0x24
#define R_FCH_PM_ACPI_PMA_CNT_BLK_LO 0x2C
// ACPI Sleep Type
#define ACPI_SLPTYP_S0 0
#define ACPI_SLPTYP_S1 1
#define ACPI_SLPTYP_S3 3
#define ACPI_SLPTYP_S4 4
#define ACPI_SLPTYP_S5 5
//#define SATA_BUS_DEV_FUN_FPGA 0x228
#define SATA_BUS_DEV_FUN ((0x11 << 3) + 0)
#define FCH_SATA1_BUS 0
#define FCH_SATA1_DEV 17
#define FCH_SATA1_FUNC 0
#define FC_BUS_DEV_FUN ((0x11 << 3) + 1)
#define FCH_XHCI_BUS 0
#define FCH_XHCI_DEV 16
#define FCH_XHCI_FUNC 0
#define USB_XHCI_BUS_DEV_FUN ((FCH_XHCI_DEV << 3) + FCH_XHCI_FUNC)
#define FCH_XHCI1_BUS 0
#define FCH_XHCI1_DEV 16
#define FCH_XHCI1_FUNC 1
#define USB_XHCI1_BUS_DEV_FUN ((FCH_XHCI1_DEV << 3) + FCH_XHCI1_FUNC)
#define USB1_OHCI_BUS_DEV_FUN ((0x12 << 3) + 0) // PORT 0-4
#define FCH_OHCI1_BUS 0
#define FCH_OHCI1_DEV 18
#define FCH_OHCI1_FUNC 0
#define USB2_OHCI_BUS_DEV_FUN ((0x13 << 3) + 0) // PORT 5-9
#define FCH_OHCI2_BUS 0
#define FCH_OHCI2_DEV 19
#define FCH_OHCI2_FUNC 0
#define USB3_OHCI_BUS_DEV_FUN ((0x16 << 3) + 0) // PORT 10-13
#define FCH_OHCI3_BUS 0
#define FCH_OHCI3_DEV 22
#define FCH_OHCI3_FUNC 0
#define USB1_EHCI_BUS_DEV_FUN ((0x12 << 3) + 2) // PORT 0-4
#define FCH_EHCI1_BUS 0
#define FCH_EHCI1_DEV 18
#define FCH_EHCI1_FUNC 2
#define USB2_EHCI_BUS_DEV_FUN ((0x13 << 3) + 2) // PORT 5-9
#define FCH_EHCI2_BUS 0
#define FCH_EHCI2_DEV 19
#define FCH_EHCI2_FUNC 2
#define USB3_EHCI_BUS_DEV_FUN ((0x16 << 3) + 2) // PORT 10-13
#define FCH_EHCI3_BUS 0
#define FCH_EHCI3_DEV 22
#define FCH_EHCI3_FUNC 2
#define SMBUS_BUS_DEV_FUN ((0x14 << 3) + 0)
#define FCH_ISA_BUS 0
#define FCH_ISA_DEV 20
#define FCH_ISA_FUNC 0
#define IDE_BUS_DEV_FUN ((0x14 << 3) + 1)
#define FCH_IDE_BUS 0
#define FCH_IDE_DEV 20
#define FCH_IDE_FUNC 1
#define AZALIA_BUS_DEV_FUN ((0x14 << 3) + 2)
#define FCH_AZALIA_BUS 0
#define FCH_AZALIA_DEV 20
#define FCH_AZALIA_FUNC 2
#define LPC_BUS_DEV_FUN ((0x14 << 3) + 3)
#define FCH_LPC_BUS 0
#define FCH_LPC_DEV 20
#define FCH_LPC_FUNC 3
#define PCIB_BUS_DEV_FUN ((0x14 << 3) + 4) // P2P in SB700
#define FCH_PCI_BUS 0
#define FCH_PCI_DEV 20
#define FCH_PCI_FUNC 4
#define USB4_OHCI_BUS_DEV_FUN ((0x14 << 3) + 5) // PORT FL0 - FL1
#define FCH_OHCI4_BUS 0
#define FCH_OHCI4_DEV 20
#define FCH_OHCI4_FUNC 5
//Gigabyte Ethernet Controller
#define GEC_BUS_DEV_FUN ((0x14 << 3) + 6)
#define FCH_GBEC_BUS 0
#define FCH_GBEC_DEV 20
#define FCH_GBEC_FUNC 6
#define SD_BUS_DEV_FUN ((0x14 << 3) + 7) // SD Controller
#define SD_PCI_BUS 0
#define SD_PCI_DEV 20
#define SD_PCI_FUNC 7
#define FCH_GPP_BUS 0
#define FCH_GPP_DEV 21
#define FCH_GPP_FUNC 0
#define GPP0_BUS_DEV_FUN ((0x15 << 3) + 0) // GPP P2P bridge PORT0
#define GPP1_BUS_DEV_FUN ((0x15 << 3) + 1) // GPP P2P bridge PORT1
#define GPP2_BUS_DEV_FUN ((0x15 << 3) + 2) // GPP P2P bridge PORT2
#define GPP3_BUS_DEV_FUN ((0x15 << 3) + 3) // GPP P2P bridge PORT3
#define ACPI_MMIO_BASE 0xFED80000ul
#define FCH_CFG_BASE 0x000 // DWORD
#define GPIO_BASE 0x100 // BYTE
#define SMI_BASE 0x200 // DWORD
#define PMIO_BASE 0x300 // DWORD
#define PMIO2_BASE 0x400 // BYTE
#define BIOS_RAM_BASE 0x500 // BYTE
#define CMOS_RAM_BASE 0x600 // BYTE
#define CMOS_BASE 0x700 // BYTE
#define ASF_BASE 0x900 // DWORD
#define SMBUS_BASE 0xA00 // DWORD
#define WATCHDOG_BASE 0xB00 //
#define HPET_BASE 0xC00 // DWORD
#define IOMUX_BASE 0xD00 // BYTE
#define MISC_BASE 0xE00
#define SERIAL_DEBUG_BASE 0x1000
#define GFX_DAC_BASE 0x1400
#define GPIO_BANK0_BASE 0x1500 // DWORD
//#define GPIO_BANK1_BASE 0x1600 // DWORD
//#define GPIO_BANK2_BASE 0x1700 // DWORD
#define CEC_BASE 0x1800
#define XHCI_BASE 0x1C00
#define ACDC_BASE 0x1D00
#define AOAC_BASE 0x1E00
// Chip type definition
#define CHIPTYPE_HUDSON2 (1 << 0)
#define CHIPTYPE_YUBA (1 << 1)
//
// ROM SIG type definition
//
#define NUM_OF_ROMSIG_FILED 0x04
#define XHCI_FILED_NUM 0x03
#define ROMSIG_CFG_MASK 0x07
#define XHCI_BOOT_RAM_OFFSET 0x8000
#define INSTRUCTION_RAM_SIG 0x55AA
#define ROMSIG_SIG 0x55AA55AAul
// RegSpace field (AB_INDEX[31:29]
#define AXINDC 0 // AXINDC
#define AXINDP 2 // AXINDP
#define ABCFG 6 // ABCFG
#define AXCFG 4 // AXCFG
#define RCINDXC 1 // PCIEIND
#define RCINDXP 3 // PCIEIND_P
#define GPP_DEV_NUM 21 //
#define MAX_GPP_PORTS 4
#define PCIE_FORCE_GEN1_EFUSE_LOCATION 0x14 // EFUSE bit 160
//
// ABCFG Registers
//
#define FCH_ABCFG_REG00 0x00 // VENDOR ID
#define FCH_ABCFG_REG08 0x08 // REVISION ID
#define FCH_ABCFG_REG40 0x40 // BL_EVENTCNT0LO
#define FCH_ABCFG_REG44 0x44 // BL_EVENTCNT1LO
#define FCH_ABCFG_REG48 0x48 // BL_EVENTCNTSEL
#define FCH_ABCFG_REG4A 0x4A // BL_EVENTCNT0HI
#define FCH_ABCFG_REG4B 0x4B // BL_EVENTCNT1HI
#define FCH_ABCFG_REG4C 0x4C // BL_EVENTCNTCTL
#define FCH_ABCFG_REG50 0x50 // MISCCTL_50
#define FCH_ABCFG_REG54 0x54 // MISCCTL_54
#define FCH_ABCFG_REG58 0x58 // BL RAB CONTROL
#define FCH_ABCFG_REG60 0x60 // LINKWIDTH_CTL
#define FCH_ABCFG_REG64 0x64 // LINKWIDTH_UP_INTERVAL
#define FCH_ABCFG_REG68 0x68 // LINKWIDTH_DN_INVERVAL
#define FCH_ABCFG_REG6C 0x6C // LINKWIDTH_UPSTREAM_DWORDS
#define FCH_ABCFG_REG70 0x70 // LINKWIDTH_DOWNSTREAM_DWORDS
#define FCH_ABCFG_REG74 0x74 // LINKWIDTH_THRESHOLD_INCREASE
#define FCH_ABCFG_REG78 0x78 // LINKWIDTH_THRESHOLD_DECREASE
#define FCH_ABCFG_REG80 0x80 // BL DMA PREFETCH CONTROL
#define FCH_ABCFG_REG88 0x88 //
#define FCH_ABCFG_REG8C 0x8C //
#define FCH_ABCFG_REG90 0x90 // BIF CONTROL 0
#define FCH_ABCFG_REG94 0x94 // MSI CONTROL
#define FCH_ABCFG_REG98 0x98 // BIF CONTROL 1
#define FCH_ABCFG_REG9C 0x9C // MISCCTL_9C
#define FCH_ABCFG_REGA0 0xA0 // BIF PHY CONTROL ENABLE
#define FCH_ABCFG_REGA4 0xA4 // BIF PHY CONTROL A4
#define FCH_ABCFG_REGA8 0xA8 // BIF PHY CONTROL A8
#define FCH_ABCFG_REGB0 0xB0 // HYPERFLASH-PCIE PORT MAPPING
#define FCH_ABCFG_REGB8 0xB8 //
#define FCH_ABCFG_REGB4 0xB4 //
#define FCH_ABCFG_REGBC 0xBC //
#define FCH_ABCFG_REGC0 0xC0 // PCIE_GPP_ENABLE
#define FCH_ABCFG_REGC4 0xC4 // PCIE_P2P_INT_MAP
#define FCH_ABCFG_REGD0 0xD0 // MCTP_VDM_TX_FIFO_DATA
#define FCH_ABCFG_REGD4 0xD4 // MCTP_VMD_TX_CONTROL
#define FCH_ABCFG_REGE0 0xE0 // MCTP_VDM_RX_FIFO_DATA
#define FCH_ABCFG_REGE4 0xE4 // MCTP_VDM_RX_FIFO_STATUS
#define FCH_ABCFG_REGEC 0xEC // MCTP_VDM_CONTROL
#define FCH_ABCFG_REGF0 0xF0 // GPP_UPSTREAM_CONTROL
#define FCH_ABCFG_REGF4 0xF4 // GPP_SYSTEM_ERROR_CONTROL
#define FCH_ABCFG_REGFC 0xFC // FCH_TRAP_CONTROL
#define FCH_ABCFG_REG100 0x100 // FCH_TRAP0_ADDRL
#define FCH_ABCFG_REG104 0x104 // FCH_TRAP0_ADDRH
#define FCH_ABCFG_REG108 0x108 // FCH_TRAP0_CMD
#define FCH_ABCFG_REG10C 0x10C // FCH_TRAP1_DATA
#define FCH_ABCFG_REG110 0x110 // FCH_TRAP1_ADDRL
#define FCH_ABCFG_REG114 0x114 // FCH_TRAP1_ADDRH
#define FCH_ABCFG_REG118 0x118 // FCH_TRAP1_CMD
#define FCH_ABCFG_REG11C 0x11C // FCH_TRAP1_DATA
#define FCH_ABCFG_REG120 0x120 // FCH_TRAP2_ADDRL
#define FCH_ABCFG_REG124 0x124 // FCH_TRAP2_ADDRH
#define FCH_ABCFG_REG128 0x128 // FCH_TRAP2_CMD
#define FCH_ABCFG_REG12C 0x12C // FCH_TRAP2_DATA
#define FCH_ABCFG_REG130 0x130 // FCH_TRAP3_ADDRL
#define FCH_ABCFG_REG134 0x134 // FCH_TRAP3_ADDRH
#define FCH_ABCFG_REG138 0x138 // FCH_TRAP3_CMD
#define FCH_ABCFG_REG13C 0x13C // FCH_TRAP3_DATA
#define FCH_ABCFG_REG208 0x208 // KR New
#define FCH_ABCFG_REG300 0x300 // MCTP_VDM_RX_SMI_CONTROL
#define FCH_ABCFG_REG310 0x310 // BIF_GPP_STRAP_SYSTEM_0
#define FCH_ABCFG_REG314 0x314 // BIF_GPP_STRAP_SYSTEM_1
#define FCH_ABCFG_REG31C 0x31C // BIF_GPP_STRAP_LINK_CONTROL_0
#define FCH_ABCFG_REG320 0x320 // BIF_GPP_STRAP_LINK_CONTROL_LANE_A
#define FCH_ABCFG_REG324 0x324 // BIF_GPP_STRAP_LINK_CONTROL_LANE_B
#define FCH_ABCFG_REG328 0x328 // BIF_GPP_STRAP_LINK_CONTROL_LANE_C
#define FCH_ABCFG_REG32C 0x32C // BIF_GPP_STRAP_LINK_CONTROL_LANE_D
#define FCH_ABCFG_REG330 0x330 // BIF_GPP_STRAP_BIF_0
#define FCH_ABCFG_REG334 0x334 // BIF_GPP_STRAP_BIF_1
#define FCH_ABCFG_REG338 0x338 // BIF_GPP_STRAP_BIF_2
#define FCH_ABCFG_REG340 0x340 // BIF_GPP_STRAP_BIF_LANE_A
#define FCH_ABCFG_REG344 0x344 // BIF_GPP_STRAP_BIF_LANE_B
#define FCH_ABCFG_REG348 0x348 // BIF_GPP_STRAP_BIF_LANE_C
#define FCH_ABCFG_REG34C 0x34C // BIF_GPP_STRAP_BIF_LANE_D
#define FCH_ABCFG_REG350 0x350 // BIF_GPP_STRAP_PHY_LOGICAL _0
#define FCH_ABCFG_REG354 0x354 // BIF_GPP_STRAP_PHY_LOGICAL _1
#define FCH_ABCFG_REG404 0x404 // GPP0_SHADOW_COMMAND
#define FCH_ABCFG_REG418 0x418 // GPP0_SHADOW_BUS_NUMBER
#define FCH_ABCFG_REG41C 0x41C // GPP0_SHADOW_IO_LIMIT_BASE
#define FCH_ABCFG_REG420 0x420 // GPP0_SHADOW_MEM_LIMIT_BASE
#define FCH_ABCFG_REG424 0x424 // GPP0_SHADOW_PREF_MEM_LIMIT_BASE
#define FCH_ABCFG_REG428 0x428 // GPP0_SHADOW_PREF_MEM_BASE_UPPER
#define FCH_ABCFG_REG42C 0x42C // GPP0_SHADOW_PREF_MEM_LIMIT_UPPER
#define FCH_ABCFG_REG430 0x430 // GPP0_SHADOW_IO_LIMIT_BASE_UPPER
#define FCH_ABCFG_REG43C 0x43C // GPP0_SHADOW_BRIDGE_CONTROL
#define FCH_ABCFG_REG444 0x444 // GPP1_SHADOW_COMMAND
#define FCH_ABCFG_REG458 0x458 // GPP1_SHADOW_BUS_NUMBER
#define FCH_ABCFG_REG45C 0x45C // GPP1_SHADOW_IO_LIMIT_BASE
#define FCH_ABCFG_REG460 0x460 // GPP1_SHADOW_MEM_LIMIT_BASE
#define FCH_ABCFG_REG464 0x464 // GPP1_SHADOW_PREF_MEM_LIMIT_BASE
#define FCH_ABCFG_REG468 0x468 // GPP1_SHADOW_PREF_MEM_BASE_UPPER
#define FCH_ABCFG_REG46C 0x46C // GPP1_SHADOW_PREF_MEM_LIMIT_UPPER
#define FCH_ABCFG_REG470 0x470 // GPP1_SHADOW_IO_LIMIT_BASE_UPPER
#define FCH_ABCFG_REG47C 0x47C // GPP1_SHADOW_BRIDGE_CONTROL
#define FCH_ABCFG_REG484 0x484 // GPP2_SHADOW_COMMAND
#define FCH_ABCFG_REG498 0x498 // GPP2_SHADOW_BUS_NUMBER
#define FCH_ABCFG_REG49C 0x49C // GPP2_SHADOW_IO_LIMIT_BASE
#define FCH_ABCFG_REG4A0 0x4A0 // GPP2_SHADOW_MEM_LIMIT_BASE
#define FCH_ABCFG_REG4A4 0x4A4 // GPP2_SHADOW_PREF_MEM_LIMIT_BASE
#define FCH_ABCFG_REG4A8 0x4A8 // GPP2_SHADOW_PREF_MEM_BASE_UPPER
#define FCH_ABCFG_REG4AC 0x4AC // GPP2_SHADOW_PREF_MEM_LIMIT_UPPER
#define FCH_ABCFG_REG4B0 0x4B0 // GPP2_SHADOW_IO_LIMIT_BASE_UPPER
#define FCH_ABCFG_REG4BC 0x4BC // GPP2_SHADOW_BRIDGE_CONTROL
#define FCH_ABCFG_REG4C4 0x4C4 // GPP3_SHADOW_COMMAND
#define FCH_ABCFG_REG4D8 0x4D8 // GPP3_SHADOW_BUS_NUMBER
#define FCH_ABCFG_REG4DC 0x4DC // GPP3_SHADOW_IO_LIMIT_BASE
#define FCH_ABCFG_REG4E0 0x4E0 // GPP3_SHADOW_MEM_LIMIT_BASE
#define FCH_ABCFG_REG4E4 0x4E4 // GPP3_SHADOW_PREF_MEM_LIMIT_BASE
#define FCH_ABCFG_REG4E8 0x4E8 // GPP3_SHADOW_PREF_MEM_BASE_UPPER
#define FCH_ABCFG_REG4EC 0x4EC // GPP3_SHADOW_PREF_MEM_LIMIT_UPPER
#define FCH_ABCFG_REG4F0 0x4F0 // GPP3_SHADOW_IO_LIMIT_BASE_UPPER
#define FCH_ABCFG_REG4FC 0x4FC // GPP3_SHADOW_BRIDGE_CONTROL
#define FCH_ABCFG_REG10040 0x10040ul // AL_EVENTCNT0LO
#define FCH_ABCFG_REG10044 0x10044ul // AL_EVENTCNT1LO
#define FCH_ABCFG_REG10048 0x10048ul // AL_EVENTCNTSEL
#define FCH_ABCFG_REG1004A 0x1004Aul // AL_EVENTCNT0HI
#define FCH_ABCFG_REG1004B 0x1004Bul // AL_EVENTCNT1HI
#define FCH_ABCFG_REG1004C 0x1004Cul // AL_EVENTCNTCTL
#define FCH_ABCFG_REG10050 0x10050ul // MISCCTL_10050
#define FCH_ABCFG_REG10054 0x10054ul // AL_ARB_CTL
#define FCH_ABCFG_REG10056 0x10056ul // AL_CLK_CTL
#define FCH_ABCFG_REG10058 0x10058ul // AL RAB CONTROL
#define FCH_ABCFG_REG1005C 0x1005Cul // AL MLT CONTROL
#define FCH_ABCFG_REG10060 0x10060ul // AL DMA PREFETCH ENABLE
#define FCH_ABCFG_REG10064 0x10064ul // AL DMA PREFETCH FLUSH CONTROL
#define FCH_ABCFG_REG10068 0x10068ul // AL PREFETCH LIMIT
#define FCH_ABCFG_REG1006C 0x1006Cul // AL DMA PREFETCH CONTROL
#define FCH_ABCFG_REG10070 0x10070ul // MISCCTL_10070
#define FCH_ABCFG_REG10080 0x10080ul // CLKMUXSTATUS
#define FCH_ABCFG_REG10090 0x10090ul // BIF CONTROL 0
#define FCH_ABCFG_REG1009C 0x1009Cul // MISCCTL_1009C
//
// RCINDX_P Registers
//
#define FCH_RCINDXP_REG01 0x01 | RCINDXP << 29 // PCIEP_SCRATCH
#define FCH_RCINDXP_REG02 0x02 | RCINDXP << 29 //
#define FCH_RCINDXP_REG10 0x10 | RCINDXP << 29 //
#define FCH_RCINDXP_REG20 0x20 | RCINDXP << 29 // PCIE_TX_CNTL
#define FCH_RCINDXP_REG21 0x21 | RCINDXP << 29 // PCIE_TX_REQUESTER_ID
#define FCH_RCINDXP_REG50 0x50 | RCINDXP << 29 // PCIE_P_PORT_LANE_STATUS
#define FCH_RCINDXP_REG6A 0x6A | RCINDXP << 29 //
#define FCH_RCINDXP_REG70 0x70 | RCINDXP << 29 // PCIE_RX_CNTL
#define FCH_RCINDXP_REGA0 0xA0 | RCINDXP << 29 // PCIE_LC_CNTL
#define FCH_RCINDXP_REGA1 0xA1 | RCINDXP << 29 // PCIE_LC_TRAINING_CNTL
#define FCH_RCINDXP_REGA2 0xA2 | RCINDXP << 29 //
#define FCH_RCINDXP_REGA4 0xA4 | RCINDXP << 29 //
#define FCH_RCINDXP_REGA5 0xA5 | RCINDXP << 29 // PCIE_LC_STATE0
#define FCH_RCINDXP_REGC0 0xC0 | RCINDXP << 29 //
//
// RCINDX_C Registers
//
#define FCH_RCINDXC_REG02 0x02 | RCINDXC << 29 // PCIE_HW_DEBUG
#define FCH_RCINDXC_REG10 0x10 | RCINDXC << 29 // PCIE_CNTL
#define FCH_RCINDXC_REG40 0x40 | RCINDXC << 29 // PCIE_P_CNTL
#define FCH_RCINDXC_REG65 0x65 | RCINDXC << 29 // PCIE_P_PAD_FORCE_DIS
#define FCH_RCINDXC_REGC0 0xC0 | RCINDXC << 29 // PCIE_STRAP_MISC
#define FCH_RCINDXC_REGC1 0xC1 | RCINDXC << 29 // PCIE_STRAP_MISC2
//
// AXINDC Registers
//
#define FCH_AX_INDXC_REG02 0x02 // PCIEP_HW_DEBUG
#define FCH_AX_INDXC_REG10 0x10
#define FCH_AX_INDXC_REG30 0x30
#define FCH_AX_DATAC_REG34 0x34
#define FCH_AX_INDXP_REG38 0x38
#define FCH_AX_DATAP_REG3C 0x3C
#define FCH_AX_INDXC_REG40 0x40 | AXINDC << 29
#define FCH_AX_INDXC_REGA4 0xA4 | AXINDC << 29
#define FCH_AX_INDXP_REG02 0x02 | AXINDP << 29
#define FCH_AX_INDXP_REGA0 0xA0 | AXINDP << 29
#define FCH_AX_INDXP_REGA4 0xA4 | AXINDP << 29
#define FCH_AX_INDXP_REGB1 0xB1 | AXINDP << 29
#define FCH_AX_CFG_REG68 0x68 | AXCFG << 29
#define FCH_AX_CFG_REG88 0x88 | AXCFG << 29
#define FCH_AB_REG04 0x04
#define FCH_AB_REG40 0x40
//Sata Port Configuration
#define SIX_PORTS 0
#define FOUR_PORTS 1
#define SATA_EFUSE_LOCATION 0x10 // EFUSE bit 133
#define SATA_DH_EFUSE_LOCATION 0x11 // EFUSE bit 138
#define SATA_FIS_BASE_EFUSE_LOC 0x15 // EFUSE bit 169
#define SATA_EFUSE_BIT 0x20 //
#define SATA_DH_EFUSE_BIT 0x04 //
#define FCH_SATA_REG00 0x000 // Vendor ID - R- 16 bits
#define FCH_SATA_REG02 0x002 // Device ID - RW -16 bits
#define FCH_SATA_REG04 0x004 // PCI Command - RW - 16 bits
#define FCH_SATA_REG06 0x006 // PCI Status - RW - 16 bits
#define FCH_SATA_REG08 0x008 // Revision ID/PCI Class Code - R - 32 bits - Offset: 08
#define FCH_SATA_REG0C 0x00C // Cache Line Size - R/W - 8bits
#define FCH_SATA_REG0D 0x00D // Latency Timer - RW - 8 bits
#define FCH_SATA_REG0E 0x00E // Header Type - R - 8 bits
#define FCH_SATA_REG0F 0x00F // BIST - R - 8 bits
#define FCH_SATA_REG10 0x010 // Base Address Register 0 - RW - 32 bits
#define FCH_SATA_REG14 0x014 // Base Address Register 1 - RW- 32 bits
#define FCH_SATA_REG18 0x018 // Base Address Register 2 - RW - 32 bits
#define FCH_SATA_REG1C 0x01C // Base Address Register 3 - RW - 32 bits
#define FCH_SATA_REG20 0x020 // Base Address Register 4 - RW - 32 bits
#define FCH_SATA_REG24 0x024 // Base Address Register 5 - RW - 32 bits
#define FCH_SATA_REG2C 0x02C // Subsystem Vendor ID - R - 16 bits
#define FCH_SATA_REG2D 0x02D // Subsystem ID - R - 16 bits
#define FCH_SATA_REG30 0x030 // Expansion ROM Base Address - 32 bits
#define FCH_SATA_REG34 0x034 // Capabilities Pointer - R - 32 bits
#define FCH_SATA_REG3C 0x03C // Interrupt Line - RW - 8 bits
#define FCH_SATA_REG3D 0x03D // Interrupt Pin - R - 8 bits
#define FCH_SATA_REG3E 0x03E // Min Grant - R - 8 bits
#define FCH_SATA_REG3F 0x03F // Max Latency - R - 8 bits
#define FCH_SATA_REG40 0x040 // Configuration - RW - 32 bits
#define FCH_SATA_REG44 0x044 // Software Data Register - RW - 32 bits
#define FCH_SATA_REG48 0x048
#define FCH_SATA_REG4C 0x04C
#define FCH_SATA_REG50 0x050 // Message Capability - R - 16 bits
#define FCH_SATA_REG52 0x052 // Message Control - R/W - 16 bits
#define FCH_SATA_REG54 0x054 // Message Address - R/W - 32 bits
#define FCH_SATA_REG58 0x058 // Message Data - R/W - 16 bits
#define FCH_SATA_REG5C 0x05C // RAMBIST Control Register - R/W - 8 bits
#define FCH_SATA_REG5D 0x05D // RAMBIST Status0 Register - R - 8 bits
#define FCH_SATA_REG5E 0x05E // RAMBIST Status1 Register - R - 8 bits
#define FCH_SATA_REG60 0x060 // Power Management Capabilities - R - 32 bits
#define FCH_SATA_REG64 0x064 // Power Management Control + Status - RW - 32 bits
#define FCH_SATA_REG68 0x068 // MSI Program - R/W - 8 bits
#define FCH_SATA_REG69 0x069 // PCI Burst Timer - R/W - 8 bits
#define FCH_SATA_REG70 0x070 // PCI Bus Master - IDE0 - RW - 32 bits
#define FCH_SATA_REG74 0x074 // PRD Table Address - IDE0 - RW - 32 bits
#define FCH_SATA_REG78 0x078 // PCI Bus Master - IDE1 - RW - 32 bits
#define FCH_SATA_REG7C 0x07C // PRD Table Address - IDE1 - RW - 32 bits
#define FCH_SATA_REG80 0x080 // Data Transfer Mode - IDE0 - RW - 32 bits
#define FCH_SATA_REG84 0x084 // Data Transfer Mode - IDE1 - RW - 32 bits
#define FCH_SATA_REG86 0x086 // PY Global Control
#define FCH_SATA_REG87 0x087
#define FCH_SATA_REG88 0x088 // PHY Port0 Control - Port0 PY fine tune (0:23)
#define FCH_SATA_REG8A 0x08A
#define FCH_SATA_REG8C 0x08C // PHY Port1 Control - Port0 PY fine tune (0:23)
#define FCH_SATA_REG8E 0x08E
#define FCH_SATA_REG90 0x090 // PHY Port2 Control - Port0 PY fine tune (0:23)
#define FCH_SATA_REG92 0x092
#define FCH_SATA_REG94 0x094 // PHY Port3 Control - Port0 PY fine tune (0:23)
#define FCH_SATA_REG96 0x096
#define FCH_SATA_REG98 0x098 // EEPROM Memory Address - Command + Status - RW - 32 bits
#define FCH_SATA_REG9C 0x09C // EEPROM Memory Data - RW - 32 bits
#define FCH_SATA_REGA0 0x0A0 //
#define FCH_SATA_REGA4 0x0A4 //
#define FCH_SATA_REGA5 0x0A5 //;
#define FCH_SATA_REGA8 0x0A8 //
#define FCH_SATA_REGAD 0x0AD //;
#define FCH_SATA_REGB0 0x0B0 // IDE1 Task File Configuration + Status - RW - 32 bits
#define FCH_SATA_REGB5 0x0B5 //;
#define FCH_SATA_REGBD 0x0BD //;
#define FCH_SATA_REGC0 0x0C0 // BA5 Indirect Address - RW - 32 bits
#define FCH_SATA_REGC4 0x0C4 // BA5 Indirect Access - RW - 32 bits
#define FCH_SATA_BAR5_REG00 0x000 // PCI Bus Master - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG04 0x004 // PRD Table Address - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG08 0x008 // PCI Bus Master - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG0C 0x00C // PRD Table Address - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG10 0x010 // PCI Bus Master2 - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG1C 0x01C
#define FCH_SATA_BAR5_REG18 0x018 // PCI Bus Master2 - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG20 0x020 // PRD Address - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG24 0x024 // PCI Bus Master Byte Count - IDE0- RW - 32 bits
#define FCH_SATA_BAR5_REG28 0x028 // PRD Address - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG2C 0x02C // PCI Bus Master Byte Count - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG40 0x040 // FIFO Valid Byte Count and Control - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG44 0x044 // FIFO Valid Byte Count and Control - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REG48 0x048 // System Configuration Status - Command - RW - 32 bits
#define FCH_SATA_BAR5_REG4C 0x04C // System Software Data Register - RW - 32 bits
#define FCH_SATA_BAR5_REG50 0x050 // FLAS Memory Address - Command + Status - RW - 32 bits
#define FCH_SATA_BAR5_REG54 0x054 // FLAS Memory Data - RW - 32 bits
#define FCH_SATA_BAR5_REG58 0x058 // EEPROM Memory Address - Command + Status - RW - 32 bits
#define FCH_SATA_BAR5_REG5C 0x05C // EEPROM Memory Data - RW - 32 bits
#define FCH_SATA_BAR5_REG60 0x060 // FIFO Port - IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG68 0x068 // FIFO Pointers1- IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG6C 0x06C // FIFO Pointers2- IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REG70 0x070 // FIFO Port - IDE1- RW - 32 bits
#define FCH_SATA_BAR5_REG78 0x078 // FIFO Pointers1- IDE1- RW - 32 bits
#define FCH_SATA_BAR5_REG7C 0x07C // FIFO Pointers2- IDE1- RW - 32 bits
#define FCH_SATA_BAR5_REG80 0x080 // IDE0 Task File Register 0- RW - 32 bits
#define FCH_SATA_BAR5_REG84 0x084 // IDE0 Task File Register 1- RW - 32 bits
#define FCH_SATA_BAR5_REG88 0x088 // IDE0 Task File Register 2- RW - 32 bits
#define FCH_SATA_BAR5_REG8C 0x08C // IDE0 Read Data - RW - 32 bits
#define FCH_SATA_BAR5_REG90 0x090 // IDE0 Task File Register 0 - Command Buffering - RW - 32 bits
#define FCH_SATA_BAR5_REG94 0x094 // IDE0 Task File Register 1 - Command Buffering - RW - 32 bits
#define FCH_SATA_BAR5_REG9C 0x09C // IDE0 Virtual DMA/PIO Read Byte Count - RW - 32 bits
#define FCH_SATA_BAR5_REGA0 0x0A0 // IDE0 Task File Configuration + Status - RW - 32 bits
#define FCH_SATA_BAR5_REGB4 0x0B4 // Data Transfer Mode -IDE0 - RW - 32 bits
#define FCH_SATA_BAR5_REGC0 0x0C0 // IDE1 Task File Register 0 - RW - 32 bits
#define FCH_SATA_BAR5_REGC4 0x0C4 // IDE1 Task File Register 1 - RW - 32 bits
#define FCH_SATA_BAR5_REGC8 0x0C8 // IDE1 Task File Register 2 - RW - 32 bits
#define FCH_SATA_BAR5_REGCC 0x0CC // Read/Write Data - RW - 32 bits
#define FCH_SATA_BAR5_REGD0 0x0D0 // IDE1 Task File Register 0 - Command Buffering - RW - 32 bits
#define FCH_SATA_BAR5_REGD4 0x0D4 // IDE1 Task File Register 1 - Command Buffering - RW - 32 bits
#define FCH_SATA_BAR5_REGDC 0x0DC // IDE1 Virtual DMA/PIO Read Byte Count - RW - 32 bits
#define FCH_SATA_BAR5_REGE0 0x0E0 // IDE1 Task File Configuration + Status - RW - 32 bits
#define FCH_SATA_BAR5_REGF4 0x0F4 // Data Transfer Mode - IDE1 - RW - 32 bits
#define FCH_SATA_BAR5_REGF8 0x0F8 // PORT Configuration
#define FCH_SATA_BAR5_REGFC 0x0FC
#define FCH_SATA_BAR5_REG100 0x0100 // Serial ATA SControl - RW - 32 bits - [Offset: 100h (channel 1) / 180
#define FCH_SATA_BAR5_REG104 0x0104 // Serial ATA Sstatus - RW - 32 bits - [Offset: 104h (channel 1) / 184h (cannel
#define FCH_SATA_BAR5_REG108 0x0108 // Serial ATA Serror - RW - 32 bits - [Offset: 108h (channel 1) / 188h (cannel
#define FCH_SATA_BAR5_REG10C 0x010C // Serial ATA Sdevice - RW - 32 bits - [Offset: 10Ch (channel 1) / 18Ch (cannel
#define FCH_SATA_BAR5_REG144 0x0144 // Serial ATA PY Configuration - RW - 32 bits
#define FCH_SATA_BAR5_REG148 0x0148 // SIEN - RW - 32 bits - [Offset: 148 (channel 1) / 1C8 (cannel 2)]
#define FCH_SATA_BAR5_REG14C 0x014C // SFISCfg - RW - 32 bits - [Offset: 14C (channel 1) / 1CC (cannel 2)]
#define FCH_SATA_BAR5_REG120 0x0120 //
#define FCH_SATA_BAR5_REG128 0x0128 // Port Serial ATA Status
#define FCH_SATA_BAR5_REG12C 0x012C // Port Serial ATA Control
#define FCH_SATA_BAR5_REG130 0x0130
#define FCH_SATA_BAR5_REG1B0 0x01B0
#define FCH_SATA_BAR5_REG230 0x0230
#define FCH_SATA_BAR5_REG2B0 0x02B0
#define FCH_SATA_BAR5_REG330 0x0330
#define FCH_SATA_BAR5_REG3B0 0x03B0
#define FCH_SATA_BAR5_REG430 0x0430
#define FCH_SATA_BAR5_REG4B0 0x04B0
// USB ports
#define NUM_USB1_PORTS 5
#define NUM_USB2_PORTS 5
#define NUM_USB3_PORTS 4
#define NUM_USB4_PORTS 2
#define NUM_XHC0_PORTS 2
#define NUM_XHC1_PORTS 2
//
// USB OHCI Device 0x7807
// Device 18 (0x11)/Device 19 (0x12)/Device 22 (0x16) Func 0
// Device 20 (0x14) Func 5 (FL) 0x7809
//
#define FCH_OHCI_REG00 0x00 // Device/Vendor ID - R (0x43971002ul)
#define FCH_OHCI_REG04 0x04 // Command - RW
#define FCH_OHCI_REG06 0x06 // Status - R
#define FCH_OHCI_REG08 0x08 // Revision ID/Class Code - R
#define FCH_OHCI_REG0C 0x0C // Miscellaneous - RW
#define FCH_OHCI_REG10 0x10 // Bar_OCI - RW
#define FCH_OHCI_REG2C 0x2C // Subsystem Vendor ID/ Subsystem ID - RW
#define FCH_OHCI_REG34 0x34 // Capability Pointer - R
#define FCH_OHCI_REG3C 0x3C // Interrupt Line - RW
#define FCH_OHCI_REG3D 0x3D // Interrupt Line - RW
#define FCH_OHCI_REG40 0x40 // Config Timers - RW
#define FCH_OHCI_REG42 0x42 // Port Disable Control - RW (800)
#define FCH_OHCI_REG46 0x46 // USB PHY Battery Charger - RW (800)
#define FCH_OHCI_REG48 0x48 // Port Force Reset - RW (800)
#define FCH_OHCI_REG4C 0x4C // MSI - RW (800)
#define FCH_OHCI_REG50 0x50 // Misc Control - RW
#define FCH_OHCI_REG51 0x51
#define FCH_OHCI_REG52 0x52
#define FCH_OHCI_REG58 0x58 // Over Current Control - RW
#define FCH_OHCI_REG5C 0x5C // Over Current Control - RW
#define FCH_OHCI_REG60 0x60 // Serial Bus Release Number - RW
#define FCH_OHCI_REG68 0x68 // Over Current PME Enable - RW
#define FCH_OHCI_REG74 0x74 // Target Timeout Control - RW
#define FCH_OHCI_REG80 0x80 //
#define FCH_OHCI_REGD0 0x0D0 // MSI Control - RW
#define FCH_OHCI_REGD4 0x0D4 // MSI Address - RW
#define FCH_OHCI_REGD8 0x0D8 // MSI Data - RW
#define FCH_OHCI_REGE4 0x0E4 // HT MSI Support
#define FCH_OHCI_REGF0 0x0F0 // Function Level Reset Capability
#define FCH_OHCI_REGF4 0x0F4 // Function Level Reset Control
#define FCH_OHCI_BAR_REG00 0x00 // cRevision - R
#define FCH_OHCI_BAR_REG04 0x04 // cControl
#define FCH_OHCI_BAR_REG08 0x08 // cCommandStatus
#define FCH_OHCI_BAR_REG0C 0x0C // cInterruptStatus RW
#define FCH_OHCI_BAR_REG10 0x10 // cInterruptEnable
#define FCH_OHCI_BAR_REG14 0x14 // cInterruptDisable
#define FCH_OHCI_BAR_REG18 0x18 // HcCCA
#define FCH_OHCI_BAR_REG1C 0x1C // cPeriodCurrentED
#define FCH_OHCI_BAR_REG20 0x20 // HcControleadED
#define FCH_OHCI_BAR_REG24 0x24 // cControlCurrentED RW
#define FCH_OHCI_BAR_REG28 0x28 // HcBulkeadED
#define FCH_OHCI_BAR_REG2C 0x2C // cBulkCurrentED- RW
#define FCH_OHCI_BAR_REG30 0x30 // HcDoneead
#define FCH_OHCI_BAR_REG34 0x34 // cFmInterval
#define FCH_OHCI_BAR_REG38 0x38 // cFmRemaining
#define FCH_OHCI_BAR_REG3C 0x3C // cFmNumber
#define FCH_OHCI_BAR_REG40 0x40 // cPeriodicStart
#define FCH_OHCI_BAR_REG44 0x44 // HcLSThresold
#define FCH_OHCI_BAR_REG48 0x48 // HcRDescriptorA
#define FCH_OHCI_BAR_REG4C 0x4C // HcRDescriptorB
#define FCH_OHCI_BAR_REG50 0x50 // HcRStatus
#define FCH_OHCI_BAR_REG54 0x54 // HcRhPortStatus (800)
#define FCH_OHCI_BAR_REG58 0x58 // HcRhPortStatus NPD (800)
#define FCH_OHCI_BAR_REGF0 0xF0 // OHCI Loop Back feature Support (800)
#define FCH_OHCI_PORTSC_CCS 0x1 // HcRhPortStatus
#define FCH_OHCI_PORTSC_PES 0x2 // HcRhPortStatus
#define FCH_OHCI_PORTSC_PSS 0x4 // HcRhPortStatus
#define FCH_OHCI_PORTSC_PPS 0x100 // HcRhPortStatus
#define FCH_OHCI_PORTSC_LSDA 0x200 // HcRhPortStatus
#define FCH_OHCI_PORTSC_PRS 0x10 // HcRhPortStatus
//
// USB EHCI Device 0x7808
// Device 18 (0x11)/Device 19 (0x12)/Device 22 (0x16) Func 2
//
#define FCH_EHCI_REG00 0x00 // DEVICE/VENDOR ID - R
#define FCH_EHCI_REG04 0x04 // Command - RW
#define FCH_EHCI_REG06 0x06 // Status - R
#define FCH_EHCI_REG08 0x08 // Revision ID/Class Code - R
#define FCH_EHCI_REG0C 0x0C // Miscellaneous - RW
#define FCH_EHCI_REG10 0x10 // BAR - RW
#define FCH_EHCI_REG2C 0x2C // Subsystem ID/Subsystem Vendor ID - RW
#define FCH_EHCI_REG34 0x34 // Capability Pointer - R
#define FCH_EHCI_REG3C 0x3C // Interrupt Line - RW
#define FCH_EHCI_REG3D 0x3D // Interrupt Line - RW
#define FCH_EHCI_REG40 0x40 // Config Timers - RW
#define FCH_EHCI_REG4C 0x4C // MSI - RW
#define FCH_EHCI_REG50 0x50 // EHCI Misc Control - RW
#define FCH_EHCI_REG54 0x54 // EHCI Misc Control - RW
#define FCH_EHCI_REG60 0x60 // SBRN - R
#define FCH_EHCI_REG61 0x61 // FLADJ - RW
#define FCH_EHCI_REG62 0x62 // PORTWAKECAP - RW
#define FCH_EHCI_REG74 0x74 // EHCI Misc Control2 - RW
#define FCH_EHCI_REG84 0x84 // HUB Configure 1 - RW
#define FCH_EHCI_REG88 0x88 // - RW
#define FCH_EHCI_REG90 0x90 // HUB Configure 4 - RW
#define FCH_EHCI_REGC0 0x0C0 // PME control - RW (800)
#define FCH_EHCI_REGC4 0x0C4 // PME Data /Status - RW (800)
#define FCH_EHCI_REGD0 0x0D0 // MSI Control - RW
#define FCH_EHCI_REGD4 0x0D4 // MSI Address - RW
#define FCH_EHCI_REGD8 0x0D8 // MSI Data - RW
#define FCH_EHCI_REGE4 0x0E4 // EHCI Debug Port Support - RW (800)
#define FCH_EHCI_REGF0 0x0F0 // Function Level Reset Capability - R (800)
#define FCH_EHCI_REGF4 0x0F4 // Function Level Reset Capability - R (800)
#define FCH_EHCI_BAR_REG00 0x00 // CAPLENGT - R
#define FCH_EHCI_BAR_REG02 0x002 // CIVERSION- R
#define FCH_EHCI_BAR_REG04 0x004 // CSPARAMS - R
#define FCH_EHCI_BAR_REG08 0x008 // CCPARAMS - R
#define FCH_EHCI_BAR_REG0C 0x00C // CSP-PORTROUTE - R
#define FCH_EHCI_BAR_REG20 0x020 // USBCMD - RW - 32 bits
#define FCH_EHCI_BAR_REG24 0x024 // USBSTS - RW - 32 bits
#define FCH_EHCI_BAR_REG28 0x028 // USBINTR -RW - 32 bits
#define FCH_EHCI_BAR_REG2C 0x02C // FRINDEX -RW - 32 bits
#define FCH_EHCI_BAR_REG30 0x030 // CTRLDSSEGMENT -RW - 32 bits
#define FCH_EHCI_BAR_REG34 0x034 // PERIODICLISTBASE -RW - 32 bits
#define FCH_EHCI_BAR_REG38 0x038 // ASYNCLISTADDR -RW - 32 bits
#define FCH_EHCI_BAR_REG60 0x060 // CONFIGFLAG -RW - 32 bits
#define FCH_EHCI_BAR_REG64 0x064 // PORTSC (1-N_PORTS) -RW - 32 bits
#define FCH_EHCI_BAR_REGA0 0x0A0 // DebugPort MISC Control - RW - 32 bits (800)
#define FCH_EHCI_BAR_REGA4 0x0A4 // Packet Buffer Threshold Values - RW - 32 bits
#define FCH_EHCI_BAR_REGA8 0x0A8 // USB PHY Status 0 - R
#define FCH_EHCI_BAR_REGAC 0x0AC // USB PHY Status 1 - R
#define FCH_EHCI_BAR_REGB0 0x0B0 // USB PHY Status 2 - R
#define FCH_EHCI_BAR_REGB4 0x0B4 // UTMI Control - RW (800)
#define FCH_EHCI_BAR_REGB8 0x0B8 // Loopback Test
#define FCH_EHCI_BAR_REGBC 0x0BC // EHCI MISC Control
#define FCH_EHCI_BAR_REGC0 0x0C0 // USB PHY Calibration
#define FCH_EHCI_BAR_REGC4 0x0C4 // USB Common PHY Control
#define FCH_EHCI_BAR_REGC8 0x0C8 // EHCI Debug Purpose
#define FCH_EHCI_BAR_REGCC 0x0CC // Ehci Spare 1 (800) **
#define FCH_EHCI_BAR_REGD0 0x0D0
#define FCH_EHCI_BAR_REGD4 0x0D4
#define FCH_EHCI_BAR_REG100 0x100 // USB debug port
//
// USB XHCI Device 0x7812/0x7814
// Device 16 (0x10) Func 0/1
//
#define FCH_XHCI_REG00 0x00 // DEVICE/VENDOR ID - R
#define FCH_XHCI_REG04 0x04 // Command - RW
#define FCH_XHCI_REG10 0x10 // Bar0
#define FCH_XHCI_REG2C 0x2C // Sub System ID
#define FCH_XHCI_REG40 0x40 // Index0
#define FCH_XHCI_REG44 0x44 // Data0
#define FCH_XHCI_REG48 0x48 // Index1
#define FCH_XHCI_REG4C 0x4C // Data0
#define FCH_XHCI_REG54 0x54 // PME Control/Status
#define XHCI_EFUSE_LOCATION 0x18 // EFUSE bit 192, 193
#define FCH_XHCI_BAR_REG420 0x420 // Port Status and Control
#define FCH_XHCI_PORTSC_CCS 0x1 // Port Status and Control
#define FCH_XHCI_PORTSC_PED 0x2 // Port Status and Control
#define FCH_XHCI_PORTSC_PLS 0x1E0 // Port Status and Control
#define FCH_XHCI_PORTSC_SPEED 0x3C00 // Port Status and Control
#define FCH_XHCI_PORTSC_PR 0x10 // Port Status and Control
//
// FCH CFG device 0x780B
// Device 20 (0x14) Func 0
//
#define FCH_CFG_REG00 0x000 // VendorID - R
#define FCH_CFG_REG02 0x002 // DeviceID - R
#define FCH_CFG_REG04 0x004 // Command- RW
#define FCH_CFG_REG05 0x005 // Command- RW
#define FCH_CFG_REG06 0x006 // STATUS- RW
#define FCH_CFG_REG08 0x008 // Revision ID/Class Code- R
#define FCH_CFG_REG0A 0x00A //
#define FCH_CFG_REG0B 0x00B //
#define FCH_CFG_REG0C 0x00C // Cache Line Size- R
#define FCH_CFG_REG0D 0x00D // Latency Timer- R
#define FCH_CFG_REG0E 0x00E // Header Type- R
#define FCH_CFG_REG0F 0x00F // BIST- R
#define FCH_CFG_REG10 0x010 // Base Address 0- R
#define FCH_CFG_REG11 0x011 //;
#define FCH_CFG_REG12 0x012 //;
#define FCH_CFG_REG13 0x013 //;
#define FCH_CFG_REG14 0x014 // Base Address 1- R
#define FCH_CFG_REG18 0x018 // Base Address 2- R
#define FCH_CFG_REG1C 0x01C // Base Address 3- R
#define FCH_CFG_REG20 0x020 // Base Address 4- R
#define FCH_CFG_REG24 0x024 // Base Address 5- R
#define FCH_CFG_REG28 0x028 // Cardbus CIS Pointer- R
#define FCH_CFG_REG2C 0x02C // Subsystem Vendor ID- W
#define FCH_CFG_REG2E 0x02E // Subsystem ID- W
#define FCH_CFG_REG30 0x030 // Expansion ROM Base Address - R
#define FCH_CFG_REG34 0x034 // Capability Pointer - R (800) default changed as 0x00
#define FCH_CFG_REG3C 0x03C // Interrupt Line - R
#define FCH_CFG_REG3D 0x03D // Interrupt Pin - R
#define FCH_CFG_REG3E 0x03E // Min_Gnt - R
#define FCH_CFG_REG3F 0x03F // Max_Lat - R
#define FCH_CFG_REG90 0x090 // Smbus Base Address - R
#define FCH_CFG_REG9C 0x09C // SBResourceMMIO_BASE
//
// FCH SATA IDE device
// Device 20 (0x14) Func 1
//
#define FCH_IDE_REG00 0x00 // Vendor ID
#define FCH_IDE_REG02 0x02 // Device ID
#define FCH_IDE_REG04 0x04 // Command
#define FCH_IDE_REG06 0x06 // Status
#define FCH_IDE_REG08 0x08 // Revision ID/Class Code
#define FCH_IDE_REG09 0x09 // Class Code
#define FCH_IDE_REG2C 0x2C // Subsystem ID and Subsystem Vendor ID
#define FCH_IDE_REG40 0x40 // Configuration - RW - 32 bits
#define FCH_IDE_REG34 0x34
#define FCH_IDE_REG62 0x62 // IDE Internal Control
#define FCH_IDE_REG63 0x63 // IDE Internal Control
//
// FCH AZALIA device 0x780D
// Device 20 (0x14) Func 2
//
#define ATI_AZALIA_ExtBlk_Addr 0x0F8
#define ATI_AZALIA_ExtBlk_DATA 0x0FC
#define FCH_AZ_REG00 0x00 // Vendor ID - R
#define FCH_AZ_REG02 0x02 // Device ID - R/W
#define FCH_AZ_REG04 0x04 // PCI Command
#define FCH_AZ_REG06 0x06 // PCI Status - R/W
#define FCH_AZ_REG08 0x08 // Revision ID
#define FCH_AZ_REG09 0x09 // Programming Interface
#define FCH_AZ_REG0A 0x0A // Sub Class Code
#define FCH_AZ_REG0B 0x0B // Base Class Code
#define FCH_AZ_REG0C 0x0C // Cache Line Size - R/W
#define FCH_AZ_REG0D 0x0D // Latency Timer
#define FCH_AZ_REG0E 0x0E // Header Type
#define FCH_AZ_REG0F 0x0F // BIST
#define FCH_AZ_REG10 0x10 // Lower Base Address Register
#define FCH_AZ_REG14 0x14 // Upper Base Address Register
#define FCH_AZ_REG2C 0x2C // Subsystem Vendor ID
#define FCH_AZ_REG2D 0x2D // Subsystem ID
#define FCH_AZ_REG34 0x34 // Capabilities Pointer
#define FCH_AZ_REG3C 0x3C // Interrupt Line
#define FCH_AZ_REG3D 0x3D // Interrupt Pin
#define FCH_AZ_REG3E 0x3E // Minimum Grant
#define FCH_AZ_REG3F 0x3F // Maximum Latency
#define FCH_AZ_REG40 0x40 // Misc Control 1
#define FCH_AZ_REG42 0x42 // Misc Control 2 Register
#define FCH_AZ_REG43 0x43 // Misc Control 3 Register
#define FCH_AZ_REG44 0x44 // Interrupt Pin Control Register
#define FCH_AZ_REG46 0x46 // Debug Control Register
#define FCH_AZ_REG4C 0x4C
#define FCH_AZ_REG50 0x50 // Power Management Capability ID
#define FCH_AZ_REG52 0x52 // Power Management Capabilities
#define FCH_AZ_REG54 0x54 // Power Management Control/Status
#define FCH_AZ_REG60 0x60 // MSI Capability ID
#define FCH_AZ_REG62 0x62 // MSI Message Control
#define FCH_AZ_REG64 0x64 // MSI Message Lower Address
#define FCH_AZ_REG68 0x68 // MSI Message Upper Address
#define FCH_AZ_REG6C 0x6C // MSI Message Data
#define FCH_AZ_BAR_REG00 0x00 // Global Capabilities - R
#define FCH_AZ_BAR_REG02 0x02 // Minor Version - R
#define FCH_AZ_BAR_REG03 0x03 // Major Version - R
#define FCH_AZ_BAR_REG04 0x04 // Output Payload Capability - R
#define FCH_AZ_BAR_REG06 0x06 // Input Payload Capability - R
#define FCH_AZ_BAR_REG08 0x08 // Global Control - R/W
#define FCH_AZ_BAR_REG0C 0x0C // Wake Enable - R/W
#define FCH_AZ_BAR_REG0E 0x0E // State Change Status - R/W
#define FCH_AZ_BAR_REG10 0x10 // Global Status - R/W
#define FCH_AZ_BAR_REG18 0x18 // Output Stream Payload Capability - R
#define FCH_AZ_BAR_REG1A 0x1A // Input Stream Payload Capability - R
#define FCH_AZ_BAR_REG20 0x20 // Interrupt Control - R/W
#define FCH_AZ_BAR_REG24 0x24 // Interrupt Status - R/W
#define FCH_AZ_BAR_REG30 0x30 // Wall Clock Counter - R
#define FCH_AZ_BAR_REG38 0x38 // Stream Synchronization - R/W
#define FCH_AZ_BAR_REG40 0x40 // CORB Lower Base Address - R/W
#define FCH_AZ_BAR_REG44 0x44 // CORB Upper Base Address - RW
#define FCH_AZ_BAR_REG48 0x48 // CORB Write Pointer - R/W
#define FCH_AZ_BAR_REG4A 0x4A // CORB Read Pointer - R/W
#define FCH_AZ_BAR_REG4C 0x4C // CORB Control - R/W
#define FCH_AZ_BAR_REG4D 0x4D // CORB Status - R/W
#define FCH_AZ_BAR_REG4E 0x4E // CORB Size - R/W
#define FCH_AZ_BAR_REG50 0x50 // RIRB Lower Base Address - RW
#define FCH_AZ_BAR_REG54 0x54 // RIRB Upper Address - RW
#define FCH_AZ_BAR_REG58 0x58 // RIRB Write Pointer - RW
#define FCH_AZ_BAR_REG5A 0x5A // RIRB Response Interrupt Count - R/W
#define FCH_AZ_BAR_REG5C 0x5C // RIRB Control - R/W
#define FCH_AZ_BAR_REG5D 0x5D // RIRB Status - R/W
#define FCH_AZ_BAR_REG5E 0x5E // RIRB Size - R/W
#define FCH_AZ_BAR_REG60 0x60 // Immediate Command Output Interface - R/W
#define FCH_AZ_BAR_REG64 0x64 // Immediate Command Input Interface - R/W
#define FCH_AZ_BAR_REG68 0x68 // Immediate Command Input Interface - R/W
#define FCH_AZ_BAR_REG70 0x70 // DMA Position Lower Base Address - R/W
#define FCH_AZ_BAR_REG74 0x74 // DMA Position Upper Base Address - R/W
#define FCH_AZ_BAR_REG2030 0x2030 // Wall Clock Counter Alias - R
//
// FCH LPC Device 0x780E
// Device 20 (0x14) Func 3
//
#define FCH_LPC_REG00 0x00 // VID- R
#define FCH_LPC_REG02 0x02 // DID- R
#define FCH_LPC_REG04 0x04 // CMD- RW
#define FCH_LPC_REG06 0x06 // STATUS- RW
#define FCH_LPC_REG08 0x08 // Revision ID/Class Code - R
#define FCH_LPC_REG0C 0x0C // Cache Line Size - R
#define FCH_LPC_REG0D 0x0D // Latency Timer - R
#define FCH_LPC_REG0E 0x0E // Header Type - R
#define FCH_LPC_REG0F 0x0F // BIST- R
#define FCH_LPC_REG10 0x10 // Base Address Reg 0- RW*
#define FCH_LPC_REG2C 0x2C // Subsystem ID & Subsystem Vendor ID - Wo/Ro
#define FCH_LPC_REG34 0x34 // Capabilities Pointer - Ro
#define FCH_LPC_REG40 0x40 // PCI Control - RW
#define FCH_LPC_REG44 0x44 // IO Port Decode Enable Register 1- RW
#define FCH_LPC_REG45 0x45 // IO Port Decode Enable Register 2- RW
#define FCH_LPC_REG46 0x46 // IO Port Decode Enable Register 3- RW
#define FCH_LPC_REG47 0x47 // IO Port Decode Enable Register 4- RW
#define FCH_LPC_REG48 0x48 // IO/Mem Port Decode Enable Register 5- RW
#define FCH_LPC_REG49 0x49 // LPC Sync Timeout Count - RW
#define FCH_LPC_REG4A 0x4A // IO/Mem Port Decode Enable Register 6- RW
#define FCH_LPC_REG4C 0x4C // Memory Range Register - RW
#define FCH_LPC_REG50 0x50 // Rom Protect 0 - RW
#define FCH_LPC_REG54 0x54 // Rom Protect 1 - RW
#define FCH_LPC_REG58 0x58 // Rom Protect 2 - RW
#define FCH_LPC_REG5C 0x5C // Rom Protect 3 - RW
#define FCH_LPC_REG60 0x60 // PCI Memory Start Address of LPC Target Cycles -
#define FCH_LPC_REG62 0x62 // PCI Memory End Address of LPC Target Cycles -
#define FCH_LPC_REG64 0x64 // PCI IO base Address of Wide Generic Port - RW
#define FCH_LPC_REG65 0x65
#define FCH_LPC_REG66 0x66
#define FCH_LPC_REG67 0x67
#define FCH_LPC_REG68 0x68 // LPC ROM Address Range 1 (Start Address) - RW
#define FCH_LPC_REG69 0x69
#define FCH_LPC_REG6A 0x6A // LPC ROM Address Range 1 (End Address) - RW
#define FCH_LPC_REG6B 0x6B
#define FCH_LPC_REG6C 0x6C // LPC ROM Address Range 2 (Start Address)- RW
#define FCH_LPC_REG6D 0x6D
#define FCH_LPC_REG6E 0x6E // LPC ROM Address Range 2 (End Address) - RW
#define FCH_LPC_REG6F 0x6F
#define FCH_LPC_REG70 0x70 // Firmware ub Select - RW*
#define FCH_LPC_REG71 0x71
#define FCH_LPC_REG72 0x72
#define FCH_LPC_REG73 0x73
#define FCH_LPC_REG74 0x74 // Alternative Wide IO Range Enable- W/R
#define FCH_LPC_REG78 0x78 // Miscellaneous Control Bits- W/R
#define FCH_LPC_REG7C 0x7C // TPM (trusted plant form module) reg- W/R
#define FCH_LPC_REG9C 0x9C
#define FCH_LPC_REG80 0x80 // MSI Capability Register- R
#define FCH_LPC_REGA0 0x0A0 // SPI base address
#define FCH_LPC_REGA1 0x0A1 // SPI base address
#define FCH_LPC_REGA2 0x0A2 // SPI base address
#define FCH_LPC_REGA3 0x0A3 // SPI base address
#define FCH_LPC_REGA4 0x0A4
#define FCH_LPC_REGB8 0x0B8
#define FCH_LPC_REGBA 0x0BA // EcControl
#define FCH_LPC_REGBB 0x0BB // HostControl
#define FCH_LPC_REGC8 0x0C8
#define FCH_LPC_REGCC 0x0CC // AutoRomCfg
#define FCH_LPC_REGD0 0x0D0
#define FCH_LPC_REGD3 0x0D3
#define FCH_LPC_REGD4 0x0D4
//
// FCH PCIB 0x780F
// Device 20 (0x14) Func 4
//
#define FCH_PCIB_REG04 0x04 // Command
#define FCH_PCIB_REG0D 0x0D // Primary Master Latency Timer
#define FCH_PCIB_REG1B 0x1B // Secondary Latency Timer
#define FCH_PCIB_REG1C 0x1C // IO Base
#define FCH_PCIB_REG1D 0x1D // IO Limit
#define FCH_PCIB_REG40 0x40 // CPCTRL
#define FCH_PCIB_REG42 0x42 // CLKCTRL
#define FCH_PCIB_REG48 0x48 //
#define FCH_PCIB_REG4A 0x4A // PCICLK Enable Bits
#define FCH_PCIB_REG4B 0x4B // Misc Control
#define FCH_PCIB_REG4C 0x4C // AutoClockRun Control
#define FCH_PCIB_REG50 0x50 // Dual Address Cycle Enable and PCIB_CLK_Stop Override
#define FCH_PCIB_REG65 0x65 // Misc Control
#define FCH_PCIB_REG66 0x66 // Misc Control
//
// FCH GEC 0x14E4 0x1699
// Device 20 (0x14) Func 6
//
#define FCH_GEC_REG10 0x10 // GEC BAR
//
// FCH SD
// Device 20 (0x14) Func 7
//
#define SD_PCI_REG10 0x10
#define SD_PCI_REG2C 0x2C
#define SD_PCI_REGA4 0xA4
#define SD_PCI_REGA8 0xA8
#define SD_PCI_REGAC 0xAC
#define SD_PCI_REGB0 0xB0
#define SD_PCI_REGB8 0xB8
#define SD_PCI_REGBC 0xBC
#define SD_PCI_REGD0 0xD0
#define SD_PCI_REGF0 0xF0
#define SD_PCI_REGF4 0xF4
#define SD_PCI_REGF8 0xF8
#define SD_PCI_REGFC 0xFC
#define FCH_SD_BAR_REG28 0x28 // SDHC_CTRL1
#define SD_CARD_PRESENT BIT0
#define FCH_SD_BAR_REG2C 0x2C // SDHC_CTRL2
#define FCH_SD_FREQUENCY_SLT BIT2
#define FCH_SD_BAR_REG3C 0x3C // SDHC_HOST_CTRL2
#define FCH_SD_1_8V BIT3
//
// FCH MMIO Base (SMI)
// offset : 0x200
//
#define FCH_SMI_REG00 0x00 // EventStatus
#define FCH_SMI_REG04 0x04 // EventEnable
#define FCH_SMI_REG08 0x08 // SciTrig
#define FCH_SMI_REG0C 0x0C // SciLevl
#define FCH_SMI_REG10 0x10 // SmiSciStatus
#define FCH_SMI_REG14 0x14 // SmiSciEn
#define FCH_SMI_REG18 0x18 // ForceSciEn
#define FCH_SMI_REG1C 0x1C // SciRwData
#define FCH_SMI_REG3C 0x3C // DataErrorStatus
#define FCH_SMI_REG20 0x20 // SciS0En
#define FCH_SMI_Gevent0 0x40 // SciMap0
#define FCH_SMI_Gevent1 0x41 // SciMap1
#define FCH_SMI_Gevent2 0x42 // SciMap2
#define FCH_SMI_Gevent3 0x43 // SciMap3
#define FCH_SMI_Gevent4 0x44 // SciMap4
#define FCH_SMI_Gevent5 0x45 // SciMap5
#define FCH_SMI_Gevent6 0x46 // SciMap6
#define FCH_SMI_Gevent7 0x47 // SciMap7
#define FCH_SMI_Gevent8 0x48 // SciMap8
#define FCH_SMI_Gevent9 0x49 // SciMap9
#define FCH_SMI_Gevent10 0x4A // SciMap10
#define FCH_SMI_Gevent11 0x4B // SciMap11
#define FCH_SMI_Gevent12 0x4C // SciMap12
#define FCH_SMI_Gevent13 0x4D // SciMap13
#define FCH_SMI_Gevent14 0x4E // SciMap14
#define FCH_SMI_Gevent15 0x4F // SciMap15
#define FCH_SMI_Gevent16 0x50 // SciMap16
#define FCH_SMI_Gevent17 0x51 // SciMap17
#define FCH_SMI_Gevent18 0x52 // SciMap18
#define FCH_SMI_Gevent19 0x53 // SciMap19
#define FCH_SMI_Gevent20 0x54 // SciMap20
#define FCH_SMI_Gevent21 0x55 // SciMap21
#define FCH_SMI_Gevent22 0x56 // SciMap22
#define FCH_SMI_Gevent23 0x57 // SciMap23
#define FCH_SMI_Usbwakup0 0x58 // SciMap24
#define FCH_SMI_Usbwakup1 0x59 // SciMap25
#define FCH_SMI_Usbwakup2 0x5A // SciMap26
#define FCH_SMI_Usbwakup3 0x5B // SciMap27
#define FCH_SMI_SBGppPme0 0x5C // SciMap28
#define FCH_SMI_SBGppPme1 0x5D // SciMap29
#define FCH_SMI_SBGppPme2 0x5E // SciMap30
#define FCH_SMI_SBGppPme3 0x5F // SciMap31
#define FCH_SMI_SBGppHp0 0x60 // SciMap32
#define FCH_SMI_SBGppHp1 0x61 // SciMap33
#define FCH_SMI_SBGppHp2 0x62 // SciMap34
#define FCH_SMI_SBGppHp3 0x63 // SciMap35
#define FCH_SMI_AzaliaPme 0x64 // SciMap36
#define FCH_SMI_SataGevent0 0x65 // SciMap37
#define FCH_SMI_SataGevent1 0x66 // SciMap38
#define FCH_SMI_GecPme 0x67 // SciMap39
#define FCH_SMI_IMCGevent0 0x68 // SciMap40
#define FCH_SMI_IMCGevent1 0x69 // SciMap41
#define FCH_SMI_CIRPme 0x6A // SciMap42
#define FCH_SMI_WakePinGevent 0x6B // SciMap43
#define FCH_SMI_FanThGevent 0x6C // SciMap44 //FanThermalGevent
#define FCH_SMI_ASFMasterIntr 0x6D // SciMap45
#define FCH_SMI_ASFSlaveIntr 0x6E // SciMap46
#define FCH_SMI_SMBUS0 0x6F // SciMap47
#define FCH_SMI_TWARN 0x70 // SciMap48
#define FCH_SMI_TMI 0x71 // SciMap49 // TrafficMonitorIntr
#define FCH_SMI_iLLB 0x72 // SciMap50
#define FCH_SMI_PowerButton 0x73 // SciMap51
#define FCH_SMI_ProcHot 0x74 // SciMap52
#define FCH_SMI_APUHwAssertion 0x75 // SciMap53
#define FCH_SMI_APUSciAssertion 0x76 // SciMap54
#define FCH_SMI_RAS 0x77 // SciMap55
#define FCH_SMI_xHC0Pme 0x78 // SciMap56
#define FCH_SMI_xHC1Pme 0x79 // SciMap57
#define FCH_SMI_AcDcWake 0x7A // SciMap58
// Empty from 0x72-0x7F
//#Define FCH_SMI_REG7C 0x7F // SciMap63 ***
#define FCH_SMI_REG80 0x80 // SmiStatus0
#define FCH_SMI_REG84 0x84 // SmiStatus1
#define FCH_SMI_REG88 0x88 // SmiStatus2
#define FCH_SMI_REG8C 0x8C // SmiStatus3
#define FCH_SMI_REG90 0x90 // SmiStatus4
#define FCH_SMI_REG94 0x94 // SmiPointer
#define FCH_SMI_REG96 0x96 // SmiTimer
#define FCH_SMI_REG98 0x98 // SmiTrig
#define FCH_SMI_REG9C 0x9C // SmiTrig
#define FCH_SMI_REGA0 0xA0
#define FCH_SMI_REGA1 0xA1
#define FCH_SMI_REGA2 0xA2
#define FCH_SMI_REGA3 0xA3
#define FCH_SMI_REGA4 0xA4
#define FCH_SMI_REGA5 0xA5
#define FCH_SMI_REGA6 0xA6
#define FCH_SMI_REGA7 0xA7
#define FCH_SMI_REGA8 0xA8
#define FCH_SMI_REGA9 0xA9
#define FCH_SMI_REGAA 0xAA
#define FCH_SMI_REGAB 0xAB
#define FCH_SMI_REGAC 0xAC
#define FCH_SMI_REGAD 0xAD
#define FCH_SMI_REGAE 0xAE
#define FCH_SMI_REGAF 0xAF
#define FCH_SMI_REGB0 0xB0
#define FCH_SMI_REGB1 0xB1
#define FCH_SMI_REGB2 0xB2
#define FCH_SMI_REGB3 0xB3
#define FCH_SMI_REGB4 0xB4
#define FCH_SMI_REGB5 0xB5
#define FCH_SMI_REGB6 0xB6
#define FCH_SMI_REGB7 0xB7
#define FCH_SMI_REGB8 0xB8
#define FCH_SMI_REGB9 0xB9
#define FCH_SMI_REGBA 0xBA
#define FCH_SMI_REGBB 0xBB
#define FCH_SMI_REGBC 0xBC
#define FCH_SMI_REGBD 0xBD
#define FCH_SMI_REGBE 0xBE
#define FCH_SMI_REGBF 0xBF
#define FCH_SMI_REGC0 0xC0
#define FCH_SMI_REGC1 0xC1
#define FCH_SMI_REGC2 0xC2
#define FCH_SMI_REGC3 0xC3
#define FCH_SMI_REGC4 0xC4
#define FCH_SMI_REGC5 0xC5
#define FCH_SMI_REGC6 0xC6
#define FCH_SMI_REGC7 0xC7
#define FCH_SMI_REGC8 0xC8
#define FCH_SMI_REGCA 0xCA // IoTrapping1
#define FCH_SMI_REGCC 0xCC // IoTrapping2
#define FCH_SMI_REGCE 0xCE // IoTrapping3
#define FCH_SMI_TRAPPING_WRITE 0x01
#define FCH_SMI_REGD0 0xD0 // MemTrapping0
#define FCH_SMI_REGD4 0xD4 // MemRdOvrData0
#define FCH_SMI_REGD8 0xD8 // MemTrapping1
#define FCH_SMI_REGDC 0xDC // MemRdOvrData1
#define FCH_SMI_REGE0 0xE0 // MemTrapping2
#define FCH_SMI_REGE4 0xE4 // MemRdOvrData2
#define FCH_SMI_REGE8 0xE8 // MemTrapping3
#define FCH_SMI_REGEC 0xEC // MemRdOvrData3
#define FCH_SMI_REGF0 0xF0 // CfgTrapping0
#define FCH_SMI_REGF4 0xF4 // CfgTrapping1
#define FCH_SMI_REGF8 0xF8 // CfgTrapping2
#define FCH_SMI_REGFC 0xFC // CfgTrapping3
//
// FCH MMIO Base (PMIO)
// offset : 0x300
//
#define FCH_PMIOA_REG00 0x00 // ISA Decode
#define FCH_PMIOA_REG04 0x04 // ISA Control
#define FCH_PMIOA_REG08 0x08 // PCI Control
#define FCH_PMIOA_REG0C 0x0C // StpClkSmaf
#define FCH_PMIOA_REG10 0x10 // RetryDetect
#define FCH_PMIOA_REG14 0x14 // StuckDetect
#define FCH_PMIOA_REG20 0x20 // BiosRamEn
#define FCH_PMIOA_REG24 0x24 // AcpiMmioEn
#define FCH_PMIOA_REG28 0x28 // AsfEn
#define FCH_PMIOA_REG2C 0x2C // Smbus0En
#define FCH_PMIOA_REG2E 0x2E // Smbus0Sel
#define FCH_PMIOA_REG34 0x34 // IoApicEn
#define FCH_PMIOA_REG3C 0x3C // SmartVoltEn
#define FCH_PMIOA_REG40 0x40 // SmartVolt2En
#define FCH_PMIOA_REG44 0x44 // BootTimerEn
#define FCH_PMIOA_REG48 0x48 // WatchDogTimerEn
#define FCH_PMIOA_REG4C 0x4C // WatchDogTimerConfig
#define FCH_PMIOA_REG50 0x50 // HPETEn
#define FCH_PMIOA_REG54 0x54 // SerialIrqConfig
#define FCH_PMIOA_REG56 0x56 // RtcControl
#define FCH_PMIOA_REG58 0x58 // VRT_T1
#define FCH_PMIOA_REG59 0x59 // VRT_T2
#define FCH_PMIOA_REG5A 0x5A // IntruderControl
#define FCH_PMIOA_REG5B 0x5B // RtcShadow
#define FCH_PMIOA_REG5C 0x5C
#define FCH_PMIOA_REG5D 0x5D
#define FCH_PMIOA_REG5E 0x5E // RtcExtIndex
#define FCH_PMIOA_REG5F 0x5F // RtcExtData
#define FCH_PMIOA_REG60 0x60 // AcpiPm1EvtBlk
#define FCH_PMIOA_REG62 0x62 // AcpiPm1CntBlk
#define FCH_PMIOA_REG64 0x64 // AcpiPmTmrBlk
#define FCH_PMIOA_REG66 0x66 // P_CNTBlk
#define FCH_PMIOA_REG68 0x68 // AcpiGpe0Blk
#define FCH_PMIOA_REG6A 0x6A // AcpiSmiCmd
#define FCH_PMIOA_REG6C 0x6C // AcpiPm2CntBlk
#define FCH_PMIOA_REG6E 0x6E // AcpiPmaCntBlk
#define FCH_PMIOA_REG74 0x74 // AcpiConfig
#define FCH_PMIOA_REG78 0x78 // WakeIoAddr
#define FCH_PMIOA_REG7A 0x7A // HaltCountEn
#define FCH_PMIOA_REG7C 0x7C // C1eWrPortAdr
#define FCH_PMIOA_REG7E 0x7E // CStateEn
#define FCH_PMIOA_REG7F 0x7F // CStateEn
#define FCH_PMIOA_REG80 0x80 // BreakEvent
#define FCH_PMIOA_REG84 0x84 // AutoArbEn
#define FCH_PMIOA_REG88 0x88 // CStateControl
#define FCH_PMIOA_REG89 0x89 //
#define FCH_PMIOA_REG8C 0x8C // StpClkHoldTime
#define FCH_PMIOA_REG8E 0x8E // PopUpEndTime
#define FCH_PMIOA_REG90 0x90 // C4Control
#define FCH_PMIOA_REG94 0x94 // CStateTiming0
#define FCH_PMIOA_REG96 0x96 //
#define FCH_PMIOA_REG97 0x97 //
#define FCH_PMIOA_REG98 0x98 // CStateTiming1
#define FCH_PMIOA_REG99 0x99 //
#define FCH_PMIOA_REG9B 0x9B //
#define FCH_PMIOA_REG9C 0x9C // C2Count
#define FCH_PMIOA_REG9D 0x9D // C3Count
#define FCH_PMIOA_REG9E 0x9E // C4Count
#define FCH_PMIOA_REGA0 0xA0 // MessageCState
#define FCH_PMIOA_REGA4 0xA4 //
#define FCH_PMIOA_REGA8 0xA8 // TrafficMonitorIdleTime
#define FCH_PMIOA_REGAA 0xAA // TrafficMonitorIntTime
#define FCH_PMIOA_REGAC 0xAC // TrafficMonitorTrafficCount
#define FCH_PMIOA_REGAE 0xAE // TrafficMonitorIntrCount
#define FCH_PMIOA_REGB0 0xB0 // TrafficMonitorTimeTick
#define FCH_PMIOA_REGB4 0xB4 // FidVidControl
#define FCH_PMIOA_REGB6 0xB6 // TPRESET1
#define FCH_PMIOA_REGB7 0xB7 // Tpreset1b
#define FCH_PMIOA_REGB8 0xB8 // TPRESET2
#define FCH_PMIOA_REGB9 0xB9 // Test0
#define FCH_PMIOA_REGBA 0xBA // S_StateControl
#define FCH_PMIOA_REGBB 0xBB //
#define FCH_PMIOA_REGBC 0xBC // ThrottlingControl
#define FCH_PMIOA_REGBE 0xBE // ResetControl
#define FCH_PMIOA_REGBF 0xBF // ResetControl
#define FCH_PMIOA_REGC0 0xC0 // S5Status
#define FCH_PMIOA_REGC2 0xC2 // ResetStatus
#define FCH_PMIOA_REGC4 0xC4 // ResetCommand
#define FCH_PMIOA_REGC5 0xC5 // CF9Shadow
#define FCH_PMIOA_REGC6 0xC6 // HTControl
#define FCH_PMIOA_REGC8 0xC8 // Misc
#define FCH_PMIOA_REGCC 0xCC // IoDrvSth
#define FCH_PMIOA_REGD0 0xD0 // CLKRunEn
#define FCH_PMIOA_REGD2 0xD2 // PmioDebug
#define FCH_PMIOA_REGD3 0xD3 // SD
#define FCH_PMIOA_REGD6 0xD6 // IMCGating
#define FCH_PMIOA_REGD7 0xD7 //
#define FCH_PMIOA_REGD8 0xD8 // MiscIndex
#define FCH_PMIOA_REGD9 0xD9 // MiscData
#define FCH_PMIOA_REGDA 0xDA // SataConfig
#define FCH_PMIOA_REGDC 0xDC // HyperFlashConfig
#define FCH_PMIOA_REGDE 0xDE // ABConfig
#define FCH_PMIOA_REGE0 0xE0 // ABRegBar
#define FCH_PMIOA_REGE4 0xE4
#define FCH_PMIOA_REGE6 0xE6 // FcEn
#define FCH_PMIOA_REGE7 0xE7
#define FCH_PMIOA_REGE8 0xE8
#define FCH_PMIOA_REGEA 0xEA // PcibConfig
#define FCH_PMIOA_REGEB 0xEB // AzEn
#define FCH_PMIOA_REGEC 0xEC // LpcGating
#define FCH_PMIOA_REGED 0xED // UsbGating
#define FCH_PMIOA_REGEE 0xEE // UsbCntrl
#define FCH_PMIOA_REGEF 0xEF // UsbEnable
#define FCH_PMIOA_REGF0 0xF0 // UsbControl
#define FCH_PMIOA_REGF2 0xF2 // UsbControl2
#define FCH_PMIOA_REGF3 0xF3 // UsbDebug
#define FCH_PMIOA_REGF4 0xF4 // UsbDebug
#define FCH_PMIOA_REGF6 0xF6 // GecEn
#define FCH_PMIOA_REGF8 0xF8 // GecConfig
#define FCH_PMIOA_REGFC 0xFC // TraceMemoryEn
//
// FCH MMIO Base (PMIO2)
// offset : 0x400
//
#define FCH_PMIO2_REG00 0x00 // Fan0InputControl
#define FCH_PMIO2_REG01 0x01 // Fan0Control
#define FCH_PMIO2_REG02 0x02 // Fan0Freq
#define FCH_PMIO2_REG03 0x03 // LowDuty0
#define FCH_PMIO2_REG04 0x04 // MidDuty0
#define FCH_PMIO2_REG10 0x00 // Fan1InputControl
#define FCH_PMIO2_REG11 0x01 // Fan1Control
#define FCH_PMIO2_REG12 0x02 // Fan1Freq
#define FCH_PMIO2_REG13 0x03 // LowDuty1
#define FCH_PMIO2_REG14 0x04 // MidDuty1
#define FCH_PMIO2_REG63 0x63 // SampleFreqDiv
#define FCH_PMIO2_REG69 0x69 // Fan0 Speed
#define FCH_PMIO2_REG95 0x95 // Temperature
#define FCH_PMIO2_REGB8 0xB8 // Voltage
#define FCH_PMIO2_REGEA 0xEA // Hwm_Calibration
#define FCH_PMIO2_REG92 0x92 //
#define FCH_PMIO2_REGF8 0xF8 // VoltageSamleSel
#define FCH_PMIO2_REGF9 0xF9 // TempSampleSel
#define FCH_PMIO2_REG 0xFC // TraceMemoryEn
//
// FCH MMIO Base (GPIO/IoMux)
// offset : 0x100/0xD00
//
/*
GPIO from 0 ~ 67, (GEVENT 0-23) 128 ~ 150, 160 ~ 226.
*/
#define FCH_GPIO_REG00 0x00
#define FCH_GPIO_REG06 0x06
#define FCH_GPIO_REG09 0x09
#define FCH_GPIO_REG10 0x0A
#define FCH_GPIO_REG17 0x11
#define FCH_GPIO_REG21 0x15
#define FCH_GPIO_REG28 0x1C
#define FCH_GPIO_REG32 0x20
#define FCH_GPIO_REG33 0x21
#define FCH_GPIO_REG34 0x22
#define FCH_GPIO_REG35 0x23
#define FCH_GPIO_REG36 0x24
#define FCH_GPIO_REG37 0x25
#define FCH_GPIO_REG38 0x26
#define FCH_GPIO_REG39 0x27
#define FCH_GPIO_REG40 0x28
#define FCH_GPIO_REG41 0x29
#define FCH_GPIO_REG42 0x2A
#define FCH_GPIO_REG43 0x2B
#define FCH_GPIO_REG44 0x2C
#define FCH_GPIO_REG45 0x2D
#define FCH_GPIO_REG46 0x2E
#define FCH_GPIO_REG47 0x2F
#define FCH_GPIO_REG48 0x30
#define FCH_GPIO_REG49 0x31
#define FCH_GPIO_REG50 0x32
#define FCH_GPIO_REG51 0x33
#define FCH_GPIO_REG52 0x34
#define FCH_GPIO_REG53 0x35
#define FCH_GPIO_REG54 0x36
#define FCH_GPIO_REG55 0x37
#define FCH_GPIO_REG56 0x38
#define FCH_GPIO_REG57 0x39
#define FCH_GPIO_REG58 0x3A
#define FCH_GPIO_REG59 0x3B
#define FCH_GPIO_REG60 0x3C
#define FCH_GPIO_REG61 0x3D
#define FCH_GPIO_REG62 0x3E
#define FCH_GPIO_REG63 0x3F
#define FCH_GPIO_REG64 0x40
#define FCH_GPIO_REG65 0x41
#define FCH_GPIO_REG66 0x42
#define FCH_GPIO_REG67 0x43
#define FCH_GPIO_REG68 0x44
#define FCH_GPIO_REG69 0x45
#define FCH_GPIO_REG70 0x46
#define FCH_GPIO_REG71 0x47
#define FCH_GPIO_REG72 0x48
#define FCH_GPIO_REG73 0x49
#define FCH_GPIO_REG74 0x4A
#define FCH_GPIO_REG75 0x4B
#define FCH_GPIO_REG76 0x4C
#define FCH_GPIO_REG77 0x4D
#define FCH_GPIO_REG78 0x4E
#define FCH_GPIO_REG79 0x4F
#define FCH_GPIO_REG80 0x50
#define FCH_GEVENT_REG00 0x60
#define FCH_GEVENT_REG01 0x61
#define FCH_GEVENT_REG02 0x62
#define FCH_GEVENT_REG03 0x63
#define FCH_GEVENT_REG04 0x64
#define FCH_GEVENT_REG05 0x65
#define FCH_GEVENT_REG06 0x66
#define FCH_GEVENT_REG07 0x67
#define FCH_GEVENT_REG08 0x68
#define FCH_GEVENT_REG09 0x69
#define FCH_GEVENT_REG10 0x6A
#define FCH_GEVENT_REG11 0x6B
#define FCH_GEVENT_REG12 0x6C
#define FCH_GEVENT_REG13 0x6D
#define FCH_GEVENT_REG14 0x6E
#define FCH_GEVENT_REG15 0x6F
#define FCH_GEVENT_REG16 0x70
#define FCH_GEVENT_REG17 0x71
#define FCH_GEVENT_REG18 0x72
#define FCH_GEVENT_REG19 0x73
#define FCH_GEVENT_REG20 0x74
#define FCH_GEVENT_REG21 0x75
#define FCH_GEVENT_REG22 0x76
#define FCH_GEVENT_REG23 0x77
// S5-DOMAIN GPIO
#define FCH_GPIO_REG160 0xA0
#define FCH_GPIO_REG161 0xA1
#define FCH_GPIO_REG162 0xA2
#define FCH_GPIO_REG163 0xA3
#define FCH_GPIO_REG164 0xA4
#define FCH_GPIO_REG165 0xA5
#define FCH_GPIO_REG166 0xA6
#define FCH_GPIO_REG167 0xA7
#define FCH_GPIO_REG168 0xA8
#define FCH_GPIO_REG169 0xA9
#define FCH_GPIO_REG170 0xAA
#define FCH_GPIO_REG171 0xAB
#define FCH_GPIO_REG172 0xAC
#define FCH_GPIO_REG173 0xAD
#define FCH_GPIO_REG174 0xAE
#define FCH_GPIO_REG175 0xAF
#define FCH_GPIO_REG176 0xB0
#define FCH_GPIO_REG177 0xB1
#define FCH_GPIO_REG178 0xB2
#define FCH_GPIO_REG179 0xB3
#define FCH_GPIO_REG180 0xB4
#define FCH_GPIO_REG181 0xB5
#define FCH_GPIO_REG182 0xB6
#define FCH_GPIO_REG183 0xB7
#define FCH_GPIO_REG184 0xB8
#define FCH_GPIO_REG185 0xB9
#define FCH_GPIO_REG186 0xBA
#define FCH_GPIO_REG187 0xBB
#define FCH_GPIO_REG188 0xBC
#define FCH_GPIO_REG189 0xBD
#define FCH_GPIO_REG190 0xBE
#define FCH_GPIO_REG191 0xBF
#define FCH_GPIO_REG192 0xC0
#define FCH_GPIO_REG193 0xC1
#define FCH_GPIO_REG194 0xC2
#define FCH_GPIO_REG195 0xC3
#define FCH_GPIO_REG196 0xC4
#define FCH_GPIO_REG197 0xC5
#define FCH_GPIO_REG198 0xC6
#define FCH_GPIO_REG199 0xC7
#define FCH_GPIO_REG200 0xC8
#define FCH_GPIO_REG201 0xC9
#define FCH_GPIO_REG202 0xCA
#define FCH_GPIO_REG203 0xCB
#define FCH_GPIO_REG204 0xCC
#define FCH_GPIO_REG205 0xCD
#define FCH_GPIO_REG206 0xCE
#define FCH_GPIO_REG207 0xCF
#define FCH_GPIO_REG208 0xD0
#define FCH_GPIO_REG209 0xD1
#define FCH_GPIO_REG210 0xD2
#define FCH_GPIO_REG211 0xD3
#define FCH_GPIO_REG212 0xD4
#define FCH_GPIO_REG213 0xD5
#define FCH_GPIO_REG214 0xD6
#define FCH_GPIO_REG215 0xD7
#define FCH_GPIO_REG216 0xD8
#define FCH_GPIO_REG217 0xD9
#define FCH_GPIO_REG218 0xDA
#define FCH_GPIO_REG219 0xDB
#define FCH_GPIO_REG220 0xDC
#define FCH_GPIO_REG221 0xDD
#define FCH_GPIO_REG222 0xDE
#define FCH_GPIO_REG223 0xDF
#define FCH_GPIO_REG224 0xF0
#define FCH_GPIO_REG225 0xF1
#define FCH_GPIO_REG226 0xF2
#define FCH_GPIO_REG227 0xF3
#define FCH_GPIO_REG228 0xF4
//
// FCH MMIO Base (GPIO BANK0)
// offset : 0x1500
//
#define FCH_GPIO_PULL_UP_ENABLE BIT4
#define FCH_GPIO_PULL_DOWN_ENABLE BIT5
#define FCH_GPIO_OUTPUT_VALUE BIT6
#define FCH_GPIO_OUTPUT_ENABLE (1 << 7)
#define FCH_GPIO_068_AZ_SDIN0_GPIO26 0x68
#define FCH_GPIO_06C_AZ_SDIN1_GPIO27 0x6C
#define FCH_GPIO_070_AZ_SDIN2_GPIO28 0x70
#define FCH_GPIO_074_AZ_SDIN3_GPIO29 0x74
#define FCH_GPIO_10C_GPIO55_AGPI067 0x10C
#define FCH_GPIO_118_GPIO59_AGPI070 0x118
//
// FCH MMIO Base (IoMux)
// offset : 0xD00
//
#define FCH_IOMUX_1A_AZ_SDIN0_EGPIO26 0x1A
#define FCH_IOMUX_1B_AZ_SDIN1_EGPIO27 0x1B
#define FCH_IOMUX_1C_AZ_SDIN2_EGPIO28 0x1C
#define FCH_IOMUX_1D_AZ_SDIN3_EGPIO29 0x1D
//
// FCH MMIO Base (SMBUS)
// offset : 0xA00
//
#define FCH_SMBUS_REG12 0x12 // I2CbusConfig
//
// FCH MMIO Base (MISC)
// offset : 0xE00
//
#define FCH_MISC_REG00 0x00 // ClkCntrl0
/*
FCH_MISC_REG00 EQU 000h
ClkCntrl0 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG04 0x04 // ClkCntrl1
/*
FCH_MISC_REG04 EQU 004h
ClkCntrl1 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG08 0x08 // ClkCntrl2
/*
FCH_MISC_REG08 EQU 008h
ClkCntrl2 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG0C 0x0C // ClkCntrl3
/*
FCH_MISC_REG0C EQU 00Ch
ClkCntrl3 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG10 0x10 // ClkCntrl4
/*
FCH_MISC_REG10 EQU 010h
ClkCntrl4 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG14 0x14 // ClkCntrl5
/*
FCH_MISC_REG14 EQU 014h
ClkCntrl5 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG18 0x18 // ClkCntrl6
/*
FCH_MISC_REG18 EQU 018h
ClkCntrl6 EQU 0FFFFFFFFh
*/
#define FCH_MISC_REG1C 0x1C
#define FCH_MISC_REG30 0x30 // OscFreqCounter
/*
FCH_MISC_REG30 EQU 030h
OscCounter EQU 0FFFFFFFFh ; The 32bit register shows the number of OSC clock per second.
*/
#define FCH_MISC_REG34 0x34 // HpetClkPeriod
/*
FCH_MISC_REG34 EQU 034h
HpetClkPeriod EQU 0FFFFFFFFh ; default - 0x429B17Eh (14.31818M).
*/
#define FCH_MISC_REG28 0x28 // ClkDrvSth2
#define FCH_MISC_REG2C 0x2C
#define FCH_MISC_REG40 0x40 // MiscCntrl for clock only
#define FCH_MISC_REG41 0x41 // MiscCntr2
#define FCH_MISC_REG42 0x42 // MiscCntr3
#define FCH_MISC_REG44 0x44 // ValueOnPort80
#define FCH_MISC_REG50 0x50 //
#define FCH_MISCx50_JTAG_CONTROL_ECO 0xFED80E50ul //
#define FCH_MISCx68_MEMORY_POWER_SAVING_CONTROL 0xFED80E68ul //
#define FCH_MISC_REG6C 0x6C // EcoBit2
/*
FCH_MISC_REG40 EQU 040h
*/
#define FCH_MISC_REG80 0x80 /**< FCH_MISC_REG80
* @par
* StrapStatus [15.0] - FCH chip Strap Status
* @li <b>0001</b> - Not USED FWH
* @li <b>0002</b> - Not USED LPC ROM
* @li <b>0004</b> - EC enabled
* @li <b>0008</b> - Reserved
* @li <b>0010</b> - Internal Clock mode
*/
#define FCH_MISC_REGB6 0xB6 //
#define ChipSysNotUseFWHRom 0x0001 // EcPwm3 pad
#define ChipSysNotUseLpcRom 0x0002 // Inverted version from EcPwm2 pad (default - 1)
// Note: Both EcPwm3 and EcPwm2 straps pins are used to select boot ROM type.
#define ChipSysEcEnable 0x0004 // Enable Embedded Controller (EC)
#define ChipSysBootFailTmrEn 0x0008 // Enable Watchdog function
#define ChipSysIntClkGen 0x0010 // Select 25Mhz crystal clock or 100Mhz PCI-E clock **
#define FCH_MISC_REG84 0x84 // StrapOverride
/*
FCH_MISC_REG84 EQU 084h
Override FWHDisableStrap EQU BIT0 ; Override FWHDiableStrap value from external pin.
Override UseLpcRomStrap EQU BIT1 ; Override UseLpcRomStrap value from external pin.
Override EcEnableStrap EQU BIT2 ; Override EcEnableStrap value from external pin.
Override BootFailTmrEnStrap EQU BIT3 ; Override BootFailTmrEnStrap value from external pin.
Override DefaultModeStrap EQU BIT5 ; Override DefaultModeStrap value from external pin.
Override I2CRomStrap EQU BIT7 ; Override I2CRomStrap value from external pin.
Override ILAAutorunEnBStrap EQU BIT8 ; Override ILAAutorunEnBStrap value from external pin.
Override FcPllBypStrap EQU BIT9 ; Override FcPllBypStrap value from external pin.
Override PciPllBypStrap EQU BIT10 ; Override PciPllBypStrap value from external pin.
Override ShortResetStrap EQU BIT11 ; Override ShortResetStrap value from external pin.
Override FastBif2ClkStrap EQU BIT13 ; Override FastBif2ClkStrap value from external pin
PciRomBootStrap EQU BIT15 ; Override PCI Rom Boot Strap value from external pin
BlinkSlowModestrap EQU BIT16 ; Override Blink Slow mode (100Mhz) from external pin
ClkGenStrap EQU BIT17 ; Override CLKGEN from external pin.
BIF_GEN2_COMPL_Strap EQU BIT18 ; Override BIF_ GEN2_COMPLIANCE strap from external pin.
StrapOverrideEn EQU BIT31 ; Enable override strapping feature.
*/
#define FCH_MISC_REGC0 0xC0 // CPU_Pstate0
/*
FCH_MISC_REGC0 EQU 0C0h
Core0_PState EQU BIT0+BIT1+BIT2 ; 000: P0 001: P1 010: P2 011: P3 100: P4 101: P5 110: P6 111: P7
Core1_PState EQU BIT4+BIT5+BIT6
Core2_PState EQU BIT8+BIT9+BIT10
Core3_PState EQU BIT12+BIT13+BIT14
Core4_PState EQU BIT16++BIT17+BIT18
Core5_PState EQU BIT20+BIT21+BIT22
Core6_PState EQU BIT24+BIT25+BIT26
Core7_PState EQU BIT28+BIT29+BIT30
*/
#define FCH_MISC_REGC4 0xC4 // CPU_Pstate1
/*
FCH_MISC_REGC4 EQU 0C4h
Core8_PState EQU BIT0+BIT1+BIT2 ; 000: P0 001: P1 010: P2 011: P3 100: P4 101: P5 110: P6 111: P7
Core9_PState EQU BIT4+BIT5+BIT6
Core10_PState EQU BIT8+BIT9+BIT10
Core11_PState EQU BIT12+BIT13+BIT14
Core12_PState EQU BIT16++BIT17+BIT18
Core13_PState EQU BIT20+BIT21+BIT22
Core14_PState EQU BIT24+BIT25+BIT26
Core15_PState EQU BIT28+BIT29+BIT30
*/
#define FCH_MISC_REGD0 0xD0 // CPU_Cstate0
/*
FCH_MISC_REGD0 EQU 0D0h
Core0_CState EQU BIT0+BIT1+BIT2 ; 000: C0 001: C1 010: C2 011: C3 100: C4 101: C5 110: C6 111: C7
Core1_CState EQU BIT4+BIT5+BIT6
Core2_CState EQU BIT8+BIT9+BIT10
Core3_CState EQU BIT12+BIT13+BIT14
Core4_CState EQU BIT16++BIT17+BIT18
Core5_CState EQU BIT20+BIT21+BIT22
Core6_CState EQU BIT24+BIT25+BIT26
Core7_CState EQU BIT28+BIT29+BIT30
*/
#define FCH_MISC_REGD4 0xD4 // CPU_Cstate1
/*
FCH_MISC_REGD4 EQU 0D4h
Core8_CState EQU BIT0+BIT1+BIT2 ; 000: C0 001: C1 010: C2 011: C3 100: C4 101: C5 110: C6 111: C7
Core9_CState EQU BIT4+BIT5+BIT6
Core10_CState EQU BIT8+BIT9+BIT10
Core11_CState EQU BIT12+BIT13+BIT14
Core12_CState EQU BIT16++BIT17+BIT18
Core13_CState EQU BIT20+BIT21+BIT22
Core14_CState EQU BIT24+BIT25+BIT26
Core15_CState EQU BIT28+BIT29+BIT30
*/
#define FCH_MISC_REGF0 0xF0 // SataPortSts
/*
FCH_MISC_REGF0 EQU 0F0h
Port0Sts EQU BIT0 ; The selected status of Port 0.
Port1Sts EQU BIT1 ; The selected status of Port 1
Port2Sts EQU BIT2 ; The selected status of Port 2.
Port3Sts EQU BIT3 ; The selected status of Port 3
Port4Sts EQU BIT4 ; The selected status of Port 4.
Port5Sts EQU BIT5 ; The selected status of Port 5
SataPortSel EQU BIT24+BIT25 ; 00 - Select "led" for Port 0 to 5
; 01 - Select "delete" for Port 0 to 5
; 10 - Select "err" for Port 0 to 5
; 11 - Select "led" for Port 0 to 5
*/
//
// FCH MMIO Base (SERIAL_DEBUG_BASE)
// offset : 0x1000
//
#define FCH_SDB_REG00 0x00 //
#define FCH_SDB_REG74 0x74
#define FCH_RTC_REG00 0x00 // Seconds - RW
#define FCH_RTC_REG01 0x01 // Seconds Alarm - RW
#define FCH_RTC_REG02 0x02 // Minutes - RW
#define FCH_RTC_REG03 0x03 // Minutes Alarm - RW
#define FCH_RTC_REG04 0x04 // ours - RW
#define FCH_RTC_REG05 0x05 // ours Alarm- RW
#define FCH_RTC_REG06 0x06 // Day of Week - RW
#define FCH_RTC_REG07 0x07 // Date of Mont - RW
#define FCH_RTC_REG08 0x08 // Mont - RW
#define FCH_RTC_REG09 0x09 // Year - RW
#define FCH_RTC_REG0A 0x0A // Register A - RW
#define FCH_RTC_REG0B 0x0B // Register B - RW
#define FCH_RTC_REG0C 0x0C // Register C - R
#define FCH_RTC_REG0D 0x0D // DateAlarm - RW
#define FCH_RTC_REG32 0x32 // AltCentury - RW
#define FCH_RTC_REG48 0x48 // Century - RW
#define FCH_RTC_REG50 0x50 // Extended RAM Address Port - RW
#define FCH_RTC_REG53 0x53 // Extended RAM Data Port - RW
#define FCH_RTC_REG7E 0x7E // RTC Time Clear - RW
#define FCH_RTC_REG7F 0x7F // RTC RAM Enable - RW
#define FCH_ECMOS_REG00 0x00 // scratch - reg
//;BIT0=0 AsicDebug is enabled
//;BIT1=0 SLT S3 runs
#define FCH_ECMOS_REG01 0x01
#define FCH_ECMOS_REG02 0x02
#define FCH_ECMOS_REG03 0x03
#define FCH_ECMOS_REG04 0x04
#define FCH_ECMOS_REG05 0x05
#define FCH_ECMOS_REG06 0x06
#define FCH_ECMOS_REG07 0x07
#define FCH_ECMOS_REG08 0x08 // save 32BIT Physical address of Config structure
#define FCH_ECMOS_REG09 0x09
#define FCH_ECMOS_REG0A 0x0A
#define FCH_ECMOS_REG0B 0x0B
#define FCH_ECMOS_REG0C 0x0C //;save MODULE_ID
#define FCH_ECMOS_REG0D 0x0D //;Reserve for NB
//
// FCH AOAC Base (FCH_AOAC_BASE)
// offset : 0x1E00
//
#define FCH_AOACx94S013_CONTROL 0xFED81E94ul //
#define FCH_AOACx94S013_CONTROL_ARBITER_DIS (1 << 14)
#define FCH_AOACx94S013_CONTROL_INTERRUPT_DIS (1 << 15)
#define FCH_IOMAP_REG00 0x000 // Dma_C 0
#define FCH_IOMAP_REG02 0x002 // Dma_C 1
#define FCH_IOMAP_REG04 0x004 // Dma_C 2
#define FCH_IOMAP_REG06 0x006 // Dma_C 3
#define FCH_IOMAP_REG08 0x008 // Dma_Status
#define FCH_IOMAP_REG09 0x009 // Dma_WriteRest
#define FCH_IOMAP_REG0A 0x00A // Dma_WriteMask
#define FCH_IOMAP_REG0B 0x00B // Dma_WriteMode
#define FCH_IOMAP_REG0C 0x00C // Dma_Clear
#define FCH_IOMAP_REG0D 0x00D // Dma_MasterClr
#define FCH_IOMAP_REG0E 0x00E // Dma_ClrMask
#define FCH_IOMAP_REG0F 0x00F // Dma_AllMask
#define FCH_IOMAP_REG20 0x020 // IntrCntrlReg1
#define FCH_IOMAP_REG21 0x021 // IntrCntrlReg2
#define FCH_IOMAP_REG40 0x040 // TimerC0
#define FCH_IOMAP_REG41 0x041 // TimerC1
#define FCH_IOMAP_REG42 0x042 // TimerC2
#define FCH_IOMAP_REG43 0x043 // Tmr1CntrlWord
#define FCH_IOMAP_REG61 0x061 // Nmi_Status
#define FCH_IOMAP_REG70 0x070 // Nmi_Enable
#define FCH_IOMAP_REG71 0x071 // RtcDataPort
#define FCH_IOMAP_REG72 0x072 // AlternatRtcAddrPort
#define FCH_IOMAP_REG73 0x073 // AlternatRtcDataPort
#define FCH_IOMAP_REG80 0x080 // Dma_Page_Reserved0
#define FCH_IOMAP_REG81 0x081 // Dma_PageC2
#define FCH_IOMAP_REG82 0x082 // Dma_PageC3
#define FCH_IOMAP_REG83 0x083 // Dma_PageC1
#define FCH_IOMAP_REG84 0x084 // Dma_Page_Reserved1
#define FCH_IOMAP_REG85 0x085 // Dma_Page_Reserved2
#define FCH_IOMAP_REG86 0x086 // Dma_Page_Reserved3
#define FCH_IOMAP_REG87 0x087 // Dma_PageC0
#define FCH_IOMAP_REG88 0x088 // Dma_Page_Reserved4
#define FCH_IOMAP_REG89 0x089 // Dma_PageC6
#define FCH_IOMAP_REG8A 0x08A // Dma_PageC7
#define FCH_IOMAP_REG8B 0x08B // Dma_PageC5
#define FCH_IOMAP_REG8C 0x08C // Dma_Page_Reserved5
#define FCH_IOMAP_REG8D 0x08D // Dma_Page_Reserved6
#define FCH_IOMAP_REG8E 0x08E // Dma_Page_Reserved7
#define FCH_IOMAP_REG8F 0x08F // Dma_Refres
#define FCH_IOMAP_REG92 0x092 // FastInit
#define FCH_IOMAP_REGA0 0x0A0 // IntrCntrl2Reg1
#define FCH_IOMAP_REGA1 0x0A1 // IntrCntrl2Reg2
#define FCH_IOMAP_REGC0 0x0C0 // Dma2_C4Addr
#define FCH_IOMAP_REGC2 0x0C2 // Dma2_C4Cnt
#define FCH_IOMAP_REGC4 0x0C4 // Dma2_C5Addr
#define FCH_IOMAP_REGC6 0x0C6 // Dma2_C5Cnt
#define FCH_IOMAP_REGC8 0x0C8 // Dma2_C6Addr
#define FCH_IOMAP_REGCA 0x0CA // Dma2_C6Cnt
#define FCH_IOMAP_REGCC 0x0CC // Dma2_C7Addr
#define FCH_IOMAP_REGCE 0x0CE // Dma2_C7Cnt
#define FCH_IOMAP_REGD0 0x0D0 // Dma_Status
#define FCH_IOMAP_REGD2 0x0D2 // Dma_WriteRest
#define FCH_IOMAP_REGD4 0x0D4 // Dma_WriteMask
#define FCH_IOMAP_REGD6 0x0D6 // Dma_WriteMode
#define FCH_IOMAP_REGD8 0x0D8 // Dma_Clear
#define FCH_IOMAP_REGDA 0x0DA // Dma_Clear
#define FCH_IOMAP_REGDC 0x0DC // Dma_ClrMask
#define FCH_IOMAP_REGDE 0x0DE // Dma_ClrMask
#define FCH_IOMAP_REGF0 0x0F0 // NCP_Error
#define FCH_IOMAP_REG40B 0x040B // DMA1_Extend
#define FCH_IOMAP_REG4D0 0x04D0 // IntrEdgeControl
#define FCH_IOMAP_REG4D6 0x04D6 // DMA2_Extend
#define FCH_IOMAP_REGC00 0x0C00 // Pci_Intr_Index
#define FCH_IOMAP_REGC01 0x0C01 // Pci_Intr_Data
#define FCH_IOMAP_REGC14 0x0C14 // Pci_Error
#define FCH_IOMAP_REGC50 0x0C50 // CMIndex
#define FCH_IOMAP_REGC51 0x0C51 // CMData
#define FCH_IOMAP_REGC52 0x0C52 // GpmPort
#define FCH_IOMAP_REGC6F 0x0C6F // Isa_Misc
#define FCH_IOMAP_REGCD0 0x0CD0 // PMio2_Index
#define FCH_IOMAP_REGCD1 0x0CD1 // PMio2_Data
#define FCH_IOMAP_REGCD4 0x0CD4 // BIOSRAM_Index
#define FCH_IOMAP_REGCD5 0x0CD5 // BIOSRAM_Data
#define FCH_IOMAP_REGCD6 0x0CD6 // PM_Index
#define FCH_IOMAP_REGCD7 0x0CD7 // PM_Data
#define FCH_IOMAP_REGCF9 0x0CF9 // CF9Rst reg
#define FCH_IRQ_INTA 0x00 // INTA#
#define FCH_IRQ_INTB 0x01 // INTB#
#define FCH_IRQ_INTC 0x02 // INTC#
#define FCH_IRQ_INTD 0x03 // INTD#
#define FCH_IRQ_INTE 0x04 // INTE#
#define FCH_IRQ_INTF 0x05 // INTF#
#define FCH_IRQ_INTG 0x06 // INTG#
#define FCH_IRQ_INTH 0x07 // INTH#
#define FCH_IRQ_SCI 0x10 // SCI
#define FCH_IRQ_SMBUS0 0x11 // SMBUS0
#define FCH_IRQ_ASF 0x12 // ASF
#define FCH_IRQ_HDAUDIO 0x13 // HD Audio
#define FCH_IRQ_FC 0x14 // FC
#define FCH_IRQ_GEC 0x15 // GEC
#define FCH_IRQ_SD 0x17 // SD
#define FCH_IRQ_IMCINT0 0x20 // IMC INT0
#define FCH_IRQ_IMCINT1 0x21 // IMC INT1
#define FCH_IRQ_IMCINT2 0x22 // IMC INT2
#define FCH_IRQ_IMCINT3 0x23 // IMC INT3
#define FCH_IRQ_IMCINT4 0x24 // IMC INT4
#define FCH_IRQ_IMCINT5 0x25 // IMC INT5
#define FCH_IRQ_USB18INTA 0x30 // Dev 18 (USB) INTA#
#define FCH_IRQ_USB18INTB 0x31 // Dev 18 (USB) INTB#
#define FCH_IRQ_USB19INTA 0x32 // Dev 19 (USB) INTA#
#define FCH_IRQ_USB19INTB 0x33 // Dev 19 (USB) INTB#
#define FCH_IRQ_USB22INTA 0x34 // Dev 22 (USB) INTA#
#define FCH_IRQ_USB22INTB 0x35 // Dev 22 (USB) INTB#
#define FCH_IRQ_USB20INTC 0x36 // Dev 20 (USB) INTC#
#define FCH_IRQ_IDE 0x40 // IDE pci interrupt
#define FCH_IRQ_SATA 0x41 // SATA pci interrupt
#define FCH_IRQ_GPPINT0 0x50 // Gpp Int0
#define FCH_IRQ_GPPINT1 0x51 // Gpp Int1
#define FCH_IRQ_GPPINT2 0x52 // Gpp Int2
#define FCH_IRQ_GPPINT3 0x53 // Gpp Int3
#define FCH_IRQ_GPIO 0x62 // GPIO Controller
#define FCH_IRQ_IOAPIC 0x80 // Select IRQ routing to IoApic mode
#define FCH_IRQ_PIC 0x00 // Select IRQ routing to PIC mode
#define FCH_SPI_MMIO_REG00 0x00 //SPI_
#define FCH_SPI_OPCODE 0x000000FFl //
#define FCH_SPI_TX_COUNT 0x00000F00l //
#define FCH_SPI_RX_COUNT 0x0000F000l //
#define FCH_SPI_EXEC_OPCODE 0x00010000l //
#define FCH_SPI_FIFO_PTR_CRL 0x00100000l //
#define FCH_SPI_FIFO_PTR_INC 0x00200000l //
#define FCH_SPI_BUSY 0x80000000l //
#define FCH_SPI_MMIO_REG0C 0x0C //SPI_Cntrl1 Register
#define FCH_SPI_PARAMETER 0x000000FFl //
#define FCH_SPI_FIFO_PTR 0x00000700l //
#define FCH_SPI_BYTE_PROGRAM 0xFF000000l //
#define FCH_SPI_MMIO_REG1C 0x1C //
#define FCH_SPI_RETRY_TIMES 0x3 //
#define FCH_SPI_MMIO_REG1D 0x1D //
#define FCH_SPI_MMIO_REG1E 0x1E //
#define FCH_SPI_MMIO_REG1F 0x1F //
#define FCH_SPI_MMIO_REG4E 0x4E //
#define FCH_SPI_MMIO_REG1F_X05_TX_BYTE_COUNT 0x05 //
#define FCH_SPI_MMIO_REG1F_X06_RX_BYTE_COUNT 0x06 //
#define FCH_SPI_MMIO_REG20 0x20 //
#define FCH_SPI_MMIO_REG22 0x22 //
#define FCH_SPI_MMIO_REG38 0x38 //
#define FCH_SPI_MMIO_REG3C 0x3C //
#define FCH_SPI_MMIO_REG45_CMDCODE 0x45 //
#define FCH_SPI_MMIO_REG47_CMDTRIGGER 0x47 //
#define FCH_SPI_MMIO_REG48_TXBYTECOUNT 0x48 //
#define FCH_SPI_MMIO_REG4B_RXBYTECOUNT 0x4B //
#define FCH_SPI_MMIO_REG4C_SPISTATUS 0x4C //
#define FCH_SPI_MMIO_REG80_FIFO 0x80 //
#define FCH_SPI_MODE_FAST 0x7 //
#define FCH_SPI_MODE_NORMAL 0x6 //
#define FCH_SPI_MODE_QUAL_144 0x5 //
#define FCH_SPI_MODE_QUAL_122 0x4 //
#define FCH_SPI_MODE_QUAL_114 0x3 //
#define FCH_SPI_MODE_QUAL_112 0x2 //
#define FCH_SPI_DEVICE_MODE_DIS 0x7 //
#define FCH_SPI_DEVICE_MODE_144 0x4 //
#define FCH_SPI_DEVICE_MODE_114 0x3 //
#define FCH_SPI_DEVICE_MODE_122 0x2 //
#define FCH_SPI_DEVICE_MODE_112 0x1 //
#define FCH_SPI_DEVICE_MODE_FAST 0x0 //
#define FCH_SPI_SPEED_16M 0x4 //
#define FCH_SPI_SPEED_22M 0x3 //
#define FCH_SPI_SPEED_33M 0x2 //
#define FCH_SPI_SPEED_66M 0x1 //
#define FCH_SPI_SPEED_100M 0x5 //
#define AMD_NB_REG78 0x78
#define AMD_NB_SCRATCH AMD_NB_REG78
#define MailBoxPort 0x3E
#define MAX_LT_POLLINGS 0x4000
#define SMI_TIMER_ENABLE BIT15
#define ACPIMMIO32(x) (*(volatile UINT32*)(UINTN)(x))
#define ACPIMMIO16(x) (*(volatile UINT16*)(UINTN)(x))
#define ACPIMMIO8(x) (*(volatile UINT8*)(UINTN)(x))
#define U3PLL_LOCK BIT7
#define U3PLL_RESET BIT8
#define U3PHY_RESET BIT9
#define U3CORE_RESET BIT10
#define XHC0_FUNC_RESET BIT11
#define XHC1_FUNC_RESET BIT12
#define XHCI_ACPI_MMIO_AMD_REG00 0x00
#define XHCI_ACPI_MMIO_AMD_REG04 0x04
#define XHCI_ACPI_MMIO_AMD_REG08 0x08
#define XHCI_ACPI_MMIO_AMD_REG10 0x10
#define XHCI_ACPI_MMIO_AMD_REG14 0x14
#define XHCI_ACPI_MMIO_AMD_REG20 0x20
#define XHCI_ACPI_MMIO_AMD_REG24 0x24
#define XHCI_ACPI_MMIO_AMD_REG28 0x28
#define XHCI_ACPI_MMIO_AMD_REG30 0x30
#define XHCI_ACPI_MMIO_AMD_REG40 0x40
#define XHCI_ACPI_MMIO_AMD_REG48 0x48 // USB3.0_Ind_REG Index
#define XHCI_ACPI_MMIO_AMD_REG4C 0x4C // USB2.0_Ind_REG Data
#define XHCI_ACPI_MMIO_AMD_REG8C 0x8C
#define XHCI_ACPI_MMIO_AMD_REG90 0x90 // adaptation timer settings
#define XHCI_ACPI_MMIO_AMD_REG98 0x98
#define XHCI_ACPI_MMIO_AMD_REGA0 0xA0 // BAR 0
#define XHCI_ACPI_MMIO_AMD_REGA4 0xA4 // BAR 1
#define XHCI_ACPI_MMIO_AMD_REGA8 0xA8 // BAR 2
#define XHCI_ACPI_MMIO_AMD_REGB0 0xB0 // SPI_Valid_Base.
#define XHCI_ACPI_MMIO_AMD_REGC0 0xC0 // Firmware starting offset for coping
#define XHCI_ACPI_MMIO_AMD_REGB4 0xB4
#define XHCI_ACPI_MMIO_AMD_REGD0 0xD0
#define FCH_XHCI_REG48 0x48 // XHCI IND_REG Index registers
#define FCH_XHCI_REG4C 0x4C // XHCI IND_REG Data registers
#define FCH_XHCI_IND60_BASE 0x40000000ul //
#define FCH_XHCI_IND60_REG00 FCH_XHCI_IND60_BASE + 0x00 //
#define FCH_XHCI_IND60_REG04 FCH_XHCI_IND60_BASE + 0x04 //
#define FCH_XHCI_IND60_REG08 FCH_XHCI_IND60_BASE + 0x08 //
#define FCH_XHCI_IND60_REG0C FCH_XHCI_IND60_BASE + 0x0C //
#define FCH_XHCI_IND60_REG18 FCH_XHCI_IND60_BASE + 0x18 //
#define FCH_XHCI_IND60_REG48 FCH_XHCI_IND60_BASE + 0x48 //
#define FCH_XHCI_IND60_REG50 FCH_XHCI_IND60_BASE + 0x50 //
#define FCH_XHCI_IND60_REG54 FCH_XHCI_IND60_BASE + 0x54 //
#define FCH_XHCI_IND_REG00 0x00 //
#define FCH_XHCI_IND_REG04 0x04 //
#define FCH_XHCI_IND_REG48 0x48 //
#define FCH_XHCI_IND_REG54 0x54 //
#define FCH_XHCI_IND_REG88 0x88 //
#define FCH_XHCI_IND_REG94 0x94 // adaptation mode settings
#define FCH_XHCI_IND_REG98 0x98 // CR phase and frequency filter settings
#define FCH_XHCI_IND_REGC8 0xC8 //
#define FCH_XHCI_IND_REGD4 0xD4 // adaptation mode settings
#define FCH_XHCI_IND_REGD8 0xD8 // CR phase and frequency filter settings
#define FCH_XHCI_IND_REG100 0x100 //
#define FCH_XHCI_IND_REG120 0x120 //
#define FCH_XHCI_IND_REG128 0x128 //
#define MAX_XHCI_PORTS 0x04
//SMBUS
#define FCH_SMB_IOREG00 0x00 // SMBusStatus
#define FCH_SMB_IOREG01 0x01 // SMBusSlaveStatus
#define FCH_SMB_IOREG02 0x02 // SMBusControl
#define FCH_SMB_IOREG03 0x03 // SMBusHostCmd
#define FCH_SMB_IOREG04 0x04 // SMBusAddress
#define FCH_SMB_IOREG05 0x05 // SMBusData0
#define FCH_SMB_IOREG06 0x06 // SMBusData1
#define FCH_SMB_IOREG07 0x07 // SMBusBlockData
#define FCH_SMB_IOREG08 0x08 // SMBusSlaveControl
#define FCH_SMB_IOREG14 0x14 // SMBusAutoPoll
#define FCH_SMB_IOREG16 0x16 // SMBusPausePoll
#define FCH_SMB_IOREG17 0x17 // SMBusHostCmd2
#define FCH_SMB_CMD_QUICK 0x00 << 2 // Quick Read or Write
#define FCH_SMB_CMD_BYTE 0x01 << 2 // Byte Read or Write
#define FCH_SMB_CMD_BYTE_DATA 0x02 << 2 // Byte Data Read or Write
#define FCH_SMB_CMD_WORD_DATA 0x03 << 2 // Word Data Read or Write
#define FCH_SMB_CMD_BLOCK 0x05 << 2 // Block Read or Write
#define FCH_SMB_ALL_HOST_STATUS 0x1f // HostBusy+SMBInterrupt+DeviceErr+BusCollision+Failed
#define FCH_SMB_CMD_BYTE_DATA_START 0x48 // Byte Data Read or Write
#define FCH_SMB_CMD_START BIT6
#define FCH_SMB_READ_ENABLE BIT0
#define FCH_SMB_AUTO_POLL_EN BIT0
#define FCH_SMB_POLL2BYTE BIT7
#define SBTSI_ADDR 0x98
#define SBTSI_REG01 0x01
#define SBTSI_REG09 0x09
#define SBTSI_REG10 0x10
#define SBTSI_READORDER BIT5
#define FCH_EC_ENTER_CONFIG 0x5A
#define FCH_EC_EXIT_CONFIG 0xA5
#define FCH_EC_REG07 0x07
#define FCH_EC_REG30 0x30
#define FCH_EC_REG60 0x60
#define FCH_EC_REG61 0x61
#define FCH_IMC_ROMSIG 0x55aa55aaul
#define SPI_HEAD_LENGTH 0x0E
#define SPI_BAR0_VLD 0x01
#define SPI_BASE0 (0x00 << 7)
#define SPI_BAR1_VLD (0x01 << 8)
#define SPI_BASE1 (SPI_HEAD_LENGTH << 10)
#define SPI_BAR2_VLD (0x01 << 16)
#define SPI_BASE2(x) ((SPI_HEAD_LENGTH + ACPIMMIO16(x)) << 18)
#define FW_TO_SIGADDR_OFFSET 0x0C
#define BCD_ADDR_OFFSET 0x02
#define BCD_SIZE_OFFSET 0x04
#define FW_ADDR_OFFSET 0x06
#define FW_SIZE_OFFSET 0x08
#define ACD_ADDR_OFFSET 0x0A
#define ACD_SIZE_OFFSET 0x0C
#define XHC_BOOT_RAM_SIZE 0x8000
#define PKT_DATA_REG ACPI_MMIO_BASE + GFX_DAC_BASE + 0x00
#define PKT_LEN_REG ACPI_MMIO_BASE + GFX_DAC_BASE + 0x14
#define PKT_CTRL_REG ACPI_MMIO_BASE + GFX_DAC_BASE + 0x15
#define EFUS_DAC_ADJUSTMENT_CONTROL 0x850A8ul
#define BGADJ 0x1F
#define DACADJ 0x1B
#define EFUS_DAC_ADJUSTMENT_CONTROL_DATA (BGADJ + (DACADJ << 8) + BIT16 )
#define KABINI_OSC_OUT_CLOCK_SEL_48MHz 0x02
#define KABINI_OSC_OUT_CLOCK_SEL_25MHz 0x01
#define RTC_WORKAROUND_SECOND 0x00
#define RTC_VALID_SECOND_VALUE 0x59
#define RTC_SECOND_RESET_VALUE 0x30
#define RTC_SECOND_LOWER_NIBBLE 0x0F
#define RTC_VALID_SECOND_VALUE_LN 0x09
#ifndef FCH_DEADLOOP
#define FCH_DEADLOOP() { volatile UINTN __i; __i = 1; while (__i); }
#endif
#define OHCI_ARB_REGQ_VLD_EN BIT2
|
