summaryrefslogtreecommitdiff
path: root/targets/totalimpact/briq/Config.lb
blob: f371b0f69f73055d35370feff1e12a3d4756f48c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
# Config file for the Total Impact briQ
# This will make a target directory of ./briq

target briq
	
mainboard totalimpact/briq

## Use stage 1 initialization code
option CONFIG_USE_INIT=1

## We don't use compressed image
option CONFIG_COMPRESS=0

## Turn off POST codes
option CONFIG_NO_POST=1

## Enable serial console
option CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
option CONFIG_CONSOLE_SERIAL8250=1

## Boot linux from IDE
option CONFIG_IDE_PAYLOAD=1
option CONFIG_IDE_BOOT_DRIVE=0
option CONFIG_IDE_SWAB=1
option CONFIG_IDE_OFFSET=0

# ROM is 1Mb
option CONFIG_ROM_SIZE=1024*1024

# Set stack and heap sizes (stage 2)
option CONFIG_STACK_SIZE=0x10000
option CONFIG_HEAP_SIZE=0x10000

# Sandpoint Demo Board
romimage "fallback"
	## Base of ROM
	option CONFIG_ROMBASE=0xfff00000

	## Sandpoint reset vector
	option CONFIG_RESET=CONFIG_ROMBASE+0x100

	## Exception vectors (other than reset vector)
	option CONFIG_EXCEPTION_VECTORS=CONFIG_RESET+0x100

	## Start of coreboot in the boot rom
	## = CONFIG_RESET + exeception vector table size
	option CONFIG_ROMSTART=CONFIG_RESET+0x3100

	## Coreboot C code runs at this location in RAM
	option CONFIG_RAMBASE=0x00100000
	option CONFIG_RAMSTART=0x00100000

	option CONFIG_BRIQ_750FX=1
	#option CONFIG_BRIQ_7400=1

end

buildrom ./coreboot.rom CONFIG_ROM_SIZE "fallback"