diff options
| author | oliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524> | 2012-03-26 11:03:36 +0000 |
|---|---|---|
| committer | oliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524> | 2012-03-26 11:03:36 +0000 |
| commit | 5e7731443c6c9214bb012e70f267c3af0aa33258 (patch) | |
| tree | c79e7ff7206a2379c9c66bf3b73f73c753e64632 /ArmPlatformPkg/Sec | |
| parent | 18029bb9112f7af8c9aedcf0dacbdd5267eb258c (diff) | |
| download | edk2-platforms-5e7731443c6c9214bb012e70f267c3af0aa33258.tar.xz | |
ArmPlatformPkg/Sec: Allowed the Secondary Cores to set the Secure/Non Secure bits to their PPIs
The GICD_IGROUPR0 is banked for each connected processor. It means the
Non-Secure bits for the PPIs (Private Peripheral Interrupts) must be
configured for every processor.
git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@13135 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'ArmPlatformPkg/Sec')
| -rw-r--r-- | ArmPlatformPkg/Sec/Sec.c | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/ArmPlatformPkg/Sec/Sec.c b/ArmPlatformPkg/Sec/Sec.c index 6b478ac0b4..d12c359d4f 100644 --- a/ArmPlatformPkg/Sec/Sec.c +++ b/ArmPlatformPkg/Sec/Sec.c @@ -144,14 +144,14 @@ TrustedWorldInitialization ( // Set up Monitor World (Vector Table, etc) ArmSecureMonitorWorldInitialize (); - // Setup the Trustzone Chipsets - if (IS_PRIMARY_CORE(MpId)) { - // Transfer the interrupt to Non-secure World - ArmGicSetupNonSecure (PcdGet32(PcdGicDistributorBase), PcdGet32(PcdGicInterruptInterfaceBase)); + // Transfer the interrupt to Non-secure World + ArmGicSetupNonSecure (MpId, PcdGet32(PcdGicDistributorBase), PcdGet32(PcdGicInterruptInterfaceBase)); - // Initialize platform specific security policy - ArmPlatformTrustzoneInit (); + // Initialize platform specific security policy + ArmPlatformTrustzoneInit (MpId); + // Setup the Trustzone Chipsets + if (IS_PRIMARY_CORE(MpId)) { if (ArmIsMpCore()) { // Waiting for the Primary Core to have finished to initialize the Secure World ArmCpuSynchronizeSignal (ARM_CPU_EVENT_SECURE_INIT); |