summaryrefslogtreecommitdiff
path: root/CorebootPayloadPkg/BuildAndIntegrationInstructions.txt
diff options
context:
space:
mode:
authorMaurice Ma <maurice.ma@intel.com>2015-03-31 00:56:01 +0000
committermauricema <mauricema@Edk2>2015-03-31 00:56:01 +0000
commit9c228fb031e8dcf26083be1cb2760fe18e7799b5 (patch)
tree4dd5a3f41182ff9c6eee579cd3a56fcb40e731f0 /CorebootPayloadPkg/BuildAndIntegrationInstructions.txt
parentc6d2972645187f5829cd8a3903de73710752e3f0 (diff)
downloadedk2-platforms-9c228fb031e8dcf26083be1cb2760fe18e7799b5.tar.xz
Pkg-Module: CorebootPayloadPkg
Initial coreboot UEFI payload code check in. It provides UEFI services on top of coreboot that allows UEFI OS boot. CorebootPayloadPkg is source code package of coreboot Payload Modules, Provides definitions of payload image's layout and lists the modules required in DSC file. It supports the following features: - Support Unified Extensible Firmware Interface (UEFI) specification 2.4. - Support Platform Initialization(PI) specification 1.3. - Support execution as a coreboot payload. - Support USB 3.0 - Support SATA/ATA devices. - Support EFI aware OS boot. The following features are not supported currently and have not been validated: - GCC Tool Chains - SMM Execution Environment - Security Boot It was tested on a Intel Bay Trail CRB platform. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Maurice Ma <maurice.ma@intel.com> Reviewed-by: Prince Agyeman <prince.agyeman@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17081 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'CorebootPayloadPkg/BuildAndIntegrationInstructions.txt')
-rw-r--r--CorebootPayloadPkg/BuildAndIntegrationInstructions.txt91
1 files changed, 91 insertions, 0 deletions
diff --git a/CorebootPayloadPkg/BuildAndIntegrationInstructions.txt b/CorebootPayloadPkg/BuildAndIntegrationInstructions.txt
new file mode 100644
index 0000000000..057ea5d50d
--- /dev/null
+++ b/CorebootPayloadPkg/BuildAndIntegrationInstructions.txt
@@ -0,0 +1,91 @@
+================================================================================
+Build And Integration Instructions
+2014 June 24th
+================================================================================
+
+================================================================================
+DISCLAIMER
+================================================================================
+This release note as well as the software described in it is furnished under license
+and may only be used or copied in accordance with the terms of the license. The
+information in this manual is furnished for informational use only, is subject to
+change without notice, and should not be construed as a commitment by Intel Corporation.
+Intel Corporation assumes no responsibility or liability for any errors or inaccuracies
+that may appear in this document or any software that may be provided in association
+with this document.
+Except as permitted by such license, no part of this document may be reproduced,
+stored in a retrieval system, or transmitted in any form or by any means without
+the express written consent of Intel Corporation.
+
+================================================================================
+ INDEX
+================================================================================
+A. INTRODUCTION
+B. HOW TO BUILD
+C. HOW TO INTEGRATE
+
+================================================================================
+A. INTRODUCTION
+================================================================================
+This document provides instructions on how to build Coreboot Uefi Payload and
+how to integrate it into coreboot firmware.
+
+================================================================================
+B. HOW TO BUILD
+================================================================================
+1. Run the below two commands in windows command prompt window:
+ edksetup.bat
+
+ For debug ia32 build:
+ build -a IA32 -p CorebootPayloadPkg\CorebootPayloadPkgIA32.dsc -b DEBUG -t <ToolChain>
+
+ For release ia32 build:
+ build -a IA32 -p CorebootPayloadPkg\CorebootPayloadPkgIA32.dsc -b RELEASE -t <ToolChain>
+
+ For debug X64 build:
+ build -a IA32 -a X64 -p CorebootPayloadPkg\CorebootPayloadPkgX64.dsc -b DEBUG -t <ToolChain>
+
+ For release X64 build:
+ build -a IA32 -a X64 -p CorebootPayloadPkg\CorebootPayloadPkgX64.dsc -b RELEASE -t <ToolChain>
+
+ <ToolChain> is the EDK II build environment on your host. Currently it was tested with VS2008x64 toolchain.
+
+ For details about EDK II build steps, refer to http://svn.code.sf.net/p/edk2/code/branches/UDK2014/BuildNotes2.txt
+
+2. If build is successfully, the payload image (UEFIPAYLOAD.fd) will be generated inside the folder of Build\CorebootPayloadPkg.
+
+================================================================================
+C. HOW TO INTEGRATE
+================================================================================
+1. Copy the payload image (UEFIPAYLOAD.fd) into the top-level directory of Coreboot source tree.
+2. Run "make menuconfig" in linux console to start Coreboot configuration surface.
+3. In the Payload section,
+ 1) Choose "An ELF executable payload" for the option of "Add a payload".
+ 2) Type the path of payload image for the option of "Payload path and filename".
+ 3) Select the option of "Use LZMA compression for payloads".
+
+4. If the graphics console is required in Coreboot UEFI payload, running VGA option rom should be enabled.
+ For details:
+ 1) In the Device section, select the option of "Run VGA Option ROMs".
+ 2) In the VGA BIOS section, select the option of "Add a VGA BIOS Image", Input the path of vga bios image
+ for the option of VGA BIOS path and filename, give the values of vendor id and device id for the option
+ of "VGA device PCI IDs".
+ 3) In the Display section,
+ Select the option of "Set framebuffer graphics resolution"
+ Choose a right display mode for the option of "framebuffer graphics resolution".
+ Note: If the boot OS is windows, please choose the display mode supporting 32 bit color.
+ Select the option of "Keep VESA framebuffer"
+
+5. Press ESC key to exit the Coreboot configuration surface. If there is a question prompted like "Do you wish to save your new configuration?",
+ choose Yes.
+
+6. Run "make" to build the coreboot firmware image.
+
+
+
+
+
+
+
+
+ \ No newline at end of file