summaryrefslogtreecommitdiff
path: root/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem
diff options
context:
space:
mode:
authorzwei4 <david.wei@intel.com>2017-05-11 11:36:30 +0800
committerzwei4 <david.wei@intel.com>2017-05-11 11:36:30 +0800
commitb48d585a213b1dbb925ac108fe7235cd087bc5c0 (patch)
tree06e560d197dfd4c34b2a96eb9c0a238fb88c363b /Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem
parent96ad5326ae4e0d6bf55100fe6b5b1631f17e5b43 (diff)
downloadedk2-platforms-b48d585a213b1dbb925ac108fe7235cd087bc5c0.tar.xz
Fixed some GCC build errors.
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: zwei4 <david.wei@intel.com>
Diffstat (limited to 'Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem')
-rw-r--r--Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInit.h4
-rw-r--r--Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitMiscs.c3
-rw-r--r--Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitPreMem.inf2
3 files changed, 4 insertions, 5 deletions
diff --git a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInit.h b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInit.h
index 373b203127..fa3919e3c0 100644
--- a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInit.h
+++ b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInit.h
@@ -2,7 +2,7 @@
GPIO setting for CherryView.
This file includes package header files, library classes.
- Copyright (c) 2013 - 2016, Intel Corporation. All rights reserved.<BR>
+ Copyright (c) 2013 - 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
@@ -20,7 +20,7 @@
#include <PiPei.h>
#include <Library/IoLib.h>
#include <Library/HobLib.h>
-#include <Library/Timerlib.h>
+#include <Library/TimerLib.h>
#include <Guid/PlatformInfo_Aplk.h>
VOID GpioTest (VOID);
diff --git a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitMiscs.c b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitMiscs.c
index 997046ac03..7e0b525608 100644
--- a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitMiscs.c
+++ b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitMiscs.c
@@ -140,7 +140,6 @@ Mb3DramCreatePolicyDefaults (
UINT8 (*ChSwizlePtr)[DRAM_POLICY_NUMBER_CHANNELS][DRAM_POLICY_NUMBER_BITS];
PlatfromDramConf *DramConfig;
BOOLEAN ReadSetupVars;
- EFI_PLATFORM_INFO_HOB *PlatformInfoHob = NULL;
EFI_PEI_HOB_POINTERS Hob;
DEBUG ((EFI_D_INFO, "*** Minnow Board 3 DramCreatePolicyDefaults\n"));
@@ -279,7 +278,7 @@ Mb3DramCreatePolicyDefaults (
//
Hob.Raw = GetFirstGuidHob (&gEfiPlatformInfoGuid);
ASSERT (Hob.Raw != NULL);
- PlatformInfoHob = GET_GUID_HOB_DATA (Hob.Raw);
+
DEBUG ((EFI_D_INFO, "Minnow has single rank memory\n"));
DramPolicy->DualRankSupportEnabled = FALSE;
diff --git a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitPreMem.inf b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitPreMem.inf
index 9135fb8612..9b71a571ce 100644
--- a/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitPreMem.inf
+++ b/Platform/BroxtonPlatformPkg/Board/MinnowBoard3/BoardInitPreMem/BoardInitPreMem.inf
@@ -39,7 +39,7 @@
IntelFsp2Pkg/IntelFsp2Pkg.dec
BroxtonPlatformPkg/Common/SampleCode/IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec
IntelFsp2WrapperPkg/IntelFsp2WrapperPkg.dec
- Silicon\BroxtonSoC\BroxtonSiPkg\NorthCluster\MemoryInit\MemoryInit.dec
+ Silicon/BroxtonSoC/BroxtonSiPkg/NorthCluster/MemoryInit/MemoryInit.dec
[Pcd]
gPlatformModuleTokenSpaceGuid.PcdBoardId