diff options
| author | zwei4 <david.wei@intel.com> | 2017-03-06 10:38:49 +0800 |
|---|---|---|
| committer | zwei4 <david.wei@intel.com> | 2017-03-06 10:56:04 +0800 |
| commit | 46d395e24e134ff5fc994f5eee1960a85921febc (patch) | |
| tree | 2ca52c48b97abecb80e9b57a8021553f2daf16d4 /Platform/BroxtonPlatformPkg/BuildBios.bat | |
| parent | af4c320c5f264e97d664a7f945d13fe24ba71f9e (diff) | |
| download | edk2-platforms-46d395e24e134ff5fc994f5eee1960a85921febc.tar.xz | |
Adjust FVs size and base.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: zwei4 <david.wei@intel.com>
Diffstat (limited to 'Platform/BroxtonPlatformPkg/BuildBios.bat')
| -rw-r--r-- | Platform/BroxtonPlatformPkg/BuildBios.bat | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/Platform/BroxtonPlatformPkg/BuildBios.bat b/Platform/BroxtonPlatformPkg/BuildBios.bat index 99a58cafd6..a326d3c640 100644 --- a/Platform/BroxtonPlatformPkg/BuildBios.bat +++ b/Platform/BroxtonPlatformPkg/BuildBios.bat @@ -404,8 +404,9 @@ copy /y/b %BUILD_PATH%\FV\FvOBBY.fv %Storage_Folder% >nul if /i "%FSP_WRAPPER%" == "TRUE" (
if %Stepping%==B (
+:: 0xFEF63000 = gIntelFsp2WrapperTokenSpaceGuid.PcdFlashFvFspBase = $(CAR_BASE_ADDRESS) + $(BLD_RAM_DATA_SIZE) + $(FSP_RAM_DATA_SIZE) + $(FSP_EMP_DATA_SIZE) + $(BLD_IBBM_SIZE)
pushd %WORKSPACE%\Silicon\BroxtonSoC\BroxtonFspPkg\ApolloLakeFspBinPkg\FspBin
- python %WORKSPACE%\Core\IntelFsp2Pkg\Tools\SplitFspBin.py rebase -f ApolloLakeFsp.fd -c m -b 0xFEF65000 -o .\ -n FSP.fd
+ python %WORKSPACE%\Core\IntelFsp2Pkg\Tools\SplitFspBin.py rebase -f ApolloLakeFsp.fd -c m -b 0xFEF63000 -o .\ -n FSP.fd
python %WORKSPACE%\Core\IntelFsp2Pkg\Tools\SplitFspBin.py split -f FSP.fd -o .\ -n FSP.Fv
popd
copy /y/b %WORKSPACE%\Silicon\BroxtonSoC\BroxtonFspPkg\ApolloLakeFspBinPkg\FspBin\FSP_T.Fv %Storage_Folder%\FSP_T.Fv
|