summaryrefslogtreecommitdiff
path: root/Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf
diff options
context:
space:
mode:
authorzwei4 <david.wei@intel.com>2018-02-14 10:44:03 +0800
committerzwei4 <david.wei@intel.com>2018-02-14 10:44:03 +0800
commita123644d1b1eb4068bc8bb41360ab04515e8a760 (patch)
tree2e31ef126fe42273f2113297d773fbe64b56e9dc /Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf
parentd0adfa023b9d9d2e2b0c4c1e4e60e620bb1d227d (diff)
downloadedk2-platforms-a123644d1b1eb4068bc8bb41360ab04515e8a760.tar.xz
IDTP9180 PMIC Power Sequence Configuration.
Change Bit 2 (SUSPWRDNACKCFG) of Power Sequence Configuration register (offset 0x2A) to 1. If SUSPWRDNACKCFG is 0, SUSPWRDNACK signal is ignored. PMIC will not go to G3 when SUSPWRDNACK goes high in S4 state. If SUSPWRDNACKCFG is 1, PMIC responses to SUSPWRDNACK signal. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
Diffstat (limited to 'Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf')
-rw-r--r--Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf2
1 files changed, 1 insertions, 1 deletions
diff --git a/Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf b/Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf
index 8cb63e9460..440071fd41 100644
--- a/Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf
+++ b/Platform/BroxtonPlatformPkg/Common/PlatformSettings/PlatformDxe/PlatformDxe.inf
@@ -120,7 +120,7 @@
gEfiSeCOperationProtocolGuid
gEfiUgaDrawProtocolGuid
gEfiUgaDrawProtocolGuid |PcdUgaConsumeSupport
- gEfiShellProtocolGuid
+ gEfiShellProtocolGuid
[Pcd]
gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress