summaryrefslogtreecommitdiff
path: root/Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt
diff options
context:
space:
mode:
authorLeif Lindholm <leif.lindholm@linaro.org>2017-05-03 17:47:23 +0100
committerLeif Lindholm <leif.lindholm@linaro.org>2017-07-14 22:36:51 +0100
commit0189ff331b9bdd9353624bc7b509e53148976806 (patch)
tree481788a26d43fdad9f762256111ece2926b7835a /Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt
parent8322634459ac602d9fbcca30e96b24ff098acb3c (diff)
downloadedk2-platforms-0189ff331b9bdd9353624bc7b509e53148976806.tar.xz
Platform: import Marvell Armada supportdevel-OpenPlatformPkg
Import Armada 70x0 suppport from OpenPlatformPkg, together with its documentation and utilities. Imported from commit efd798c1eb of https://git.linaro.org/uefi/OpenPlatformPkg.git Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Leif Lindholm <leif.lindholm@linaro.org>
Diffstat (limited to 'Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt')
-rw-r--r--Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt31
1 files changed, 31 insertions, 0 deletions
diff --git a/Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt b/Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt
new file mode 100644
index 0000000000..ec1afbc7bf
--- /dev/null
+++ b/Platform/Marvell/Documentation/PortingGuide/PciEmulation.txt
@@ -0,0 +1,31 @@
+PciEmulation configuration
+--------------------------
+Installation of various NonDiscoverable devices via PciEmulation driver is performed
+via set of PCDs. Following are available:
+
+ gMarvellTokenSpaceGuid.PcdPciEXhci
+
+Indicates, which Xhci devices are used.
+
+ gMarvellTokenSpaceGuid.PcdPciEAhci
+
+Indicates, which Ahci devices are used.
+
+ gMarvellTokenSpaceGuid.PcdPciESdhci
+
+Indicates, which Sdhci devices are used.
+
+All above PCD's correspond to hardware description in a dedicated structure:
+
+STATIC PCI_E_PLATFORM_DESC A70x0PlatDescTemplate
+
+in Platforms/Marvell/PciEmulation/PciEmulation.c file. It comprises device
+count, base addresses, register region size and DMA-coherency type.
+
+Examples
+--------
+Assuming we want to enable second XHCI port and one SDHCI port on Armada
+70x0 board, following needs to be declared:
+
+ gMarvellTokenSpaceGuid.PcdPciEXhci|{ 0x0 0x1 }
+ gMarvellTokenSpaceGuid.PcdPciESdhci|{ 0x1 }