summaryrefslogtreecommitdiff
path: root/Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0
diff options
context:
space:
mode:
authorGuo Mang <mang.guo@intel.com>2017-07-28 14:51:13 +0800
committerGuo Mang <mang.guo@intel.com>2017-07-28 14:51:13 +0800
commite094e85fbd2e10e6635f07f4c4624354bef5f1f9 (patch)
tree07f2e6f26e73a01970bb340cb248d07303ad366b /Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0
parent9d76578cf4304e42b1f5fee7d38d351a9a9b38e9 (diff)
downloadedk2-platforms-e094e85fbd2e10e6635f07f4c4624354bef5f1f9.tar.xz
Integrate MR3 FSP
Change code to integrate MR3 FSP. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
Diffstat (limited to 'Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0')
-rw-r--r--Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0/Ia32/InitNEM.asm2
1 files changed, 1 insertions, 1 deletions
diff --git a/Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0/Ia32/InitNEM.asm b/Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0/Ia32/InitNEM.asm
index 12d274676c..905e615a2c 100644
--- a/Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0/Ia32/InitNEM.asm
+++ b/Silicon/BroxtonSoC/BroxtonSiPkg/Cpu/ResetVector/Vtf0/Ia32/InitNEM.asm
@@ -183,7 +183,7 @@ istruc HobStruc
dd 0x00100000 ; .CarSize
dd 0xFFF00000 ; .IBBSource = Not used
dd 0xFEF45000 ; .IBBBase = .CarBase
- dd 0x0008D000 ; .IBBSize = size of (FVIBBM.fv+FSP_M.fv) = BLD_IBBM_SIZE + FSP_IBBM_SIZE = 0x8D000
+ dd 0x0008E000 ; .IBBSize = size of (FVIBBM.fv+FSP_M.fv) = BLD_IBBM_SIZE + FSP_IBBM_SIZE = 0x8D000
dd 0xFFFFF000 ; .IBBLSource = 0x100000000 - .IBBLSize = PcdFlashFvIBBLBase
dd 0xFEF40000 ; .IBBLBase = .IBBBase + .IBBSize
dd 0x00001000 ; .IBBLSize = PcdFlashFvIBBLSize = FLASH_REGION_FV_IBBL_SIZE in .fdf