diff options
| author | Jeff Fan <jeff.fan@intel.com> | 2015-07-15 03:29:12 +0000 |
|---|---|---|
| committer | vanjeff <vanjeff@Edk2> | 2015-07-15 03:29:12 +0000 |
| commit | f9d30595ae2f17d7a8e281b9ef1eb05047155d23 (patch) | |
| tree | 88f41d2d52a518dc19575b17f8723ec41cee3917 /UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm | |
| parent | 65e79f931f9c1ca72e853ce788e0bcaf0e205c9c (diff) | |
| download | edk2-platforms-f9d30595ae2f17d7a8e281b9ef1eb05047155d23.tar.xz | |
UefiCpuPkg/CpuMpPei: Load GDT table on BSP
Load new GDT table and update segment accordingly.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Jeff Fan <jeff.fan@intel.com>
Reviewed-by: Feng Tian <feng.tian@intel.com>
Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17988 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm')
| -rw-r--r-- | UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm | 51 |
1 files changed, 51 insertions, 0 deletions
diff --git a/UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm b/UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm new file mode 100644 index 0000000000..13a7b5f430 --- /dev/null +++ b/UefiCpuPkg/CpuMpPei/X64/MpFuncs.asm @@ -0,0 +1,51 @@ +;------------------------------------------------------------------------------ ; +; Copyright (c) 2015, Intel Corporation. All rights reserved.<BR> +; This program and the accompanying materials +; are licensed and made available under the terms and conditions of the BSD License +; which accompanies this distribution. The full text of the license may be found at +; http://opensource.org/licenses/bsd-license.php. +; +; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +; +; Module Name: +; +; MpFuncs32.asm +; +; Abstract: +; +; This is the assembly code for MP support +; +;------------------------------------------------------------------------------- + +include MpEqu.inc +.code + + +AsmInitializeGdt PROC + push rbp + mov rbp, rsp + + lgdt fword PTR [rcx] ; update the GDTR + + sub rsp, 0x10 + lea rax, SetCodeSelectorFarJump + mov [rsp], rax + mov rdx, LONG_MODE_CS + mov [rsp + 4], dx ; get new CS + jmp fword ptr [rsp] +SetCodeSelectorFarJump: + add rsp, 0x10 + + mov rax, LONG_MODE_DS ; get new DS + mov ds, ax + mov es, ax + mov fs, ax + mov gs, ax + mov ss, ax + + pop rbp + ret +AsmInitializeGdt ENDP + +END |