summaryrefslogtreecommitdiff
path: root/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
diff options
context:
space:
mode:
authorJeff Fan <jeff.fan@intel.com>2017-03-23 12:55:26 +0800
committerJeff Fan <jeff.fan@intel.com>2017-03-27 16:18:00 +0800
commit98387f54ae7fcdc2badb90e39be0e9d8b37855c9 (patch)
tree30ce3da91aff60a723a8406a5bfb076e4d9a3679 /UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
parent0027921b1be4b41a766c982615b4ed5a4868d318 (diff)
downloadedk2-platforms-98387f54ae7fcdc2badb90e39be0e9d8b37855c9.tar.xz
UefiCpuPkg/RegisterCpuFeaturesLib: Define Index to UINT64
The input parameter Index of PreSmmCpuRegisterTableWrite() and CpuRegisterTableWrite() is defined as UINT32. Index is MSR/MMIO address that will be saved in CPU register table. UINT32 blocks the MMIO address > 4GB. This fix is to define Index to UINT64 instead of UINT32. Cc: Feng Tian <feng.tian@intel.com> Cc: Michael Kinney <michael.d.kinney@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jeff Fan <jeff.fan@intel.com> Reviewed-by: Feng Tian <feng.tian@intel.com>
Diffstat (limited to 'UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c')
0 files changed, 0 insertions, 0 deletions