summaryrefslogtreecommitdiff
path: root/Vlv2DeviceRefCodePkg
diff options
context:
space:
mode:
authorLu, ShifeiX A <shifeix.a.lu@intel.com>2016-03-31 08:11:21 +0000
committerzwei4 <david.wei@intel.com>2016-04-12 15:43:17 +0800
commit3280cfba1a1b7a025c11d3c7d648a106a45791e9 (patch)
tree9cb51d0a955c68ab1c16678567f994d6b81a10a2 /Vlv2DeviceRefCodePkg
parent3e11f7eb7174302bb350664e402552ea1bea399d (diff)
downloadedk2-platforms-3280cfba1a1b7a025c11d3c7d648a106a45791e9.tar.xz
Add Mor feature
Issue Description: When SUT boot to Windows 10 (10586), MRC will clear memory when SUT enter into S4, Shutdown, etc... Root Cause: BIOS Platform ASL code Method(_PTS,1) to call “SB.TPM.PTS” method, which include SMI handler code that clears Mor variable, so If the SUT enter S4, S5(shutdown), Restart normally, the BIOS SMI handler code will clear Mor variable. [Test] Windows 10(10586) s3, s4, shutdown, restart, boot, install OS passed Windows 8 s3,s4,boot passed. Yotcot s3, boot passed. git-svn-id: https://ssvn.intel.com:80/ssg/csd/tiano/tianoad/Research/Developer/mangguo/MinnowBoardMaxUDK2015Platform@106312 f973567a-9dae-4ef8-9d9d-80fbec5b6bbd
Diffstat (limited to 'Vlv2DeviceRefCodePkg')
-rw-r--r--Vlv2DeviceRefCodePkg/AcpiTablesPCAT/Platform.asl14
1 files changed, 12 insertions, 2 deletions
diff --git a/Vlv2DeviceRefCodePkg/AcpiTablesPCAT/Platform.asl b/Vlv2DeviceRefCodePkg/AcpiTablesPCAT/Platform.asl
index 39fa181299..e33a8c1e74 100644
--- a/Vlv2DeviceRefCodePkg/AcpiTablesPCAT/Platform.asl
+++ b/Vlv2DeviceRefCodePkg/AcpiTablesPCAT/Platform.asl
@@ -5,7 +5,7 @@
;* Family of Customer Reference Boards. *;
;* *;
;* *;
-;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;
+;* Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved *;
;
; This program and the accompanying materials are licensed and made available under
; the terms and conditions of the BSD License that accompanies this distribution.
@@ -29,7 +29,7 @@ External(PDC2)
External(PDC3)
External(CFGD)
External(\_PR.CPU0._PPC, IntObj)
-External(\_SB.PCI0.LPCB.TPM.PTS, MethodObj)
+External(\_SB.TPM.PTS, MethodObj)
External(\_SB.STR3, DeviceObj)
External(\_SB.I2C1.BATC, DeviceObj)
External(\_SB.DPTF, DeviceObj)
@@ -145,6 +145,16 @@ Method(_PTS,1)
//clear GPE0_STS
Store(Ones, G0S)
+ //
+ // Check whether TPM Module support is included in the project or not
+ //
+ If(CondRefOf(\_SB.TPM.PTS))
+ {
+ //
+ // Call TPM PTS method
+ //
+ \_SB.TPM.PTS (Arg0)
+ }
If(LEqual(Arg0,3)) // If S3 Suspend
{