1 files changed, 54 insertions, 0 deletions
diff --git a/Silicon/Intel/PurleyRcPkg/Include/Library/MmPciBaseLib.h b/Silicon/Intel/PurleyRcPkg/Include/Library/MmPciBaseLib.h
new file mode 100644
index 0000000000..22b4179db3
--- /dev/null
+++ b/Silicon/Intel/PurleyRcPkg/Include/Library/MmPciBaseLib.h
@@ -0,0 +1,54 @@
+/** @file
+
+Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
+This program and the accompanying materials are licensed and made available under
+the terms and conditions of the BSD License that accompanies this distribution.
+The full text of the license may be found at
+http://opensource.org/licenses/bsd-license.php.
+
+THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
+WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
+
+**/
+
+#ifndef _MM_PCIE_BASE_LIB_H_
+#define _MM_PCIE_BASE_LIB_H_
+
+#include <Library/UsraAccessApi.h>
+
+/**
+  This procedure will get PCIE address
+  
+  @param[in] Bus                  Pci Bus Number
+  @param[in] Device               Pci Device Number
+  @param[in] Function             Pci Function Number
+
+  @retval PCIE address
+**/
+UINTN
+MmPciBase (
+  IN UINT32                       Bus,
+  IN UINT32                       Device,
+  IN UINT32                       Function
+);
+
+/**
+  This procedure will get PCIE address
+  
+  @param[in] Seg                  Pcie Segment Number
+  @param[in] Bus                  Pcie Bus Number
+  @param[in] Device               Pcie Device Number
+  @param[in] Function             Pcie Function Number
+
+  @retval PCIE address
+**/
+UINTN
+MmPciAddress(
+IN UINT32                       Seg,
+IN UINT32                       Bus,
+IN UINT32                       Device,
+IN UINT32                       Function,
+IN UINT32                       Register
+);
+
+#endif // _MM_PCIE_BASE_LIB_H_