summaryrefslogtreecommitdiff
path: root/Platform/BroxtonPlatformPkg/Common
AgeCommit message (Collapse)Author
2018-02-13Enable Turbo on CpuPower default configurationtsrytkon
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: tsrytkon <teemu.s.rytkonen@intel.com>
2018-02-13Add support for SueCreek LED Driverstsrytkon
Adds support for two ACPI entries for PCA9956 LED drivers for SueCreek DMIC board. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Teemu Rytkonen <teemu.s.rytkonen@intel.com>
2018-02-07Fix Windows 10 S3 failure.zwei4
The FSP-S preferred memory region, which is defined in FSP Integration Guide, must be reserved for BIOS S3 resume. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2018-01-25Disable xDCI.zwei4
Disable xDCI and assign USB3 Port 0 (OTG port) to xHCI. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2018-01-15Add support for Sony camera imx219Teemu Rytkonen
Adds support for two ACPI entries for imx219 as front and back camera of IPU. Both camera entries can be configured from the Front, Back camera of the BIOS menu settings. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Teemu Rytkonen <teemu.s.rytkonen@intel.com> Reviewed-by: zwei4 <david.wei@intel.com>
2018-01-05Aurora Glacier Code.zwei4
Add board specific code for Aurora Glacier. Build command is "BuildBIOS /AG /A /vs13 Broxton Release". Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-12-22I2S Audio Configurezwei4
Customize I2S virtual bus ID for different boards. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-12-20Binaries reorganize.lushifex
Change binaries from Common folder to Board folder. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-12-20Build Script.lushifex
Add build script for E0 stepping LeafHill FAB D CRB board. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-12-13Enable HD audio.zwei4
Enable HD audio on Intel reference board. (1) Enable HdAudioDspUaaCompliance. (2) Move audio verb table to board specifc folder. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-12-12Board Name.lushifex
Change board name on Minnowboard 3 and Minnowboard 3 Module. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-11-30Set eMMCHost Speed.lushifex
Add a temporary platform workaround to downgrade eMMC host from HS400 to HS200 on MinnowBoard 3 FAB B and MinnowBoard 3 Next Pre-production board. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-11-24Minnowboard3 Next Pre-production.zwei4
Add code for Minnowboard3 Next pre-production board. Build Command: BuildBios /vs13 /MX /A Broxton Release. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-11-17Code CleanupGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-11-15Modify FCE tool to be Linux executable file.zwei4
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-11-15BensonGlacier: Enable generic SPI deviceRytkonen, Teemu S
-Enable generic SPI device for BensonGlacier config to be used with SenseHat board. -Enable GPIO config to enable SenseHat board programming Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Teemu Rytkonen <teemu.s.rytkonen@intel.com>
2017-11-15SueCreek Bypasszwei4
Add code in ACPI table for TI audio codec under I2C5. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-11-14Benson FAB Bzwei4
Add code for Benson Glacier FAB B. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-11-10Set MaxPkgCStateGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-11-02Add I2C table.Lu, ShifeiX A
Add I2C table for on-board WM8731 I2S audio. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com> Reviewed-by: zwei4 <david.wei@intel.com>
2017-10-27Revert FCEGuo Mang
New FCE will cause 15063 Windows10 install fail, so revert it to old version Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-10-23GCC FCEGuo Mang
1. Add FCE for GCC build 2. Change build script to make sure that system can still boot after Setup variable deletion Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-10-23Change FCE versionGuo Mang
Change VS build FCE version to 0.33 Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-10-23TPM Devicexianhu2x
"TPM Device" setup display redundant items. Remove "TPM Device" "dTPM 1.2" and "dTPM 2.0" options Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: xianhu2x <xianhuix.liu@intel.com>
2017-10-14Blue tooth devicelushifex
Use Pcd to select blue tooth device. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-10-12QR Code Showing Under EFI Shell Put Logo files under correct directoryxianhu2x
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: xianhu2x <xianhuix.liu@intel.com>
2017-10-12QR code display under EFI Shellxianhu2x
Showing QR code and website link to screen under EFI shell for MinnowBoard. Output website link to serial port too. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: xianhu2x <xianhuix.liu@intel.com>
2017-10-10Enable SueCreekYeon Sil Yoon
1. Change SPI mode and speed for SueCreek 2. Update SueCreek HOST_IRQ and HOST_RST GPIO configuration 3. Add a PCD to make sure that SueCreek only reported to OS when it is actually present on the board. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Yeon Sil Yoon <yeon.sil.yoon@intel.com> Signed-off-by: Guo Mang <mang.guo@intel.com> Reviewed-by: zwei4 <david.wei@intel.com>
2017-09-29VBT table changezwei4
Move VBT tables from common folder into board specific folders. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com> Cc: Loeppert, Anthony <anthony.loeppert@intel.com>
2017-09-26Board Name.Lu, ShifeiX A
Show different board names for different boards. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com> Reviewed-by: zwei4 <david.wei@intel.com>
2017-09-21Calibrate PMIC IMON.zwei4
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-09-14Build Script.Lu, ShifeiX A
Change build script to generate different BIOS ID to differentiate Minnow3 and Benson Glacier board. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-09-12Change Reset TypeLu, ShifeiX A
Change Reset Type according to different Board. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
2017-09-08BroxtonPlatformPkg: RTC initializezwei4
Force RTC century to 20 in case core driver has failed to initialize it. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-09-08Clean up CMOS code.zwei4
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-09-05Disable PCIe De-emphasis.zwei4
Some PCIe device, such as Intel8265NGW/8260NGW WiFi device, disappears after reboot. PCIe root port De-emphasis has to be disabled to fix this issue. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-09-02Enable GT RC6.zwei4
Remove code that disables GT RC6. This could allow GT to enter deep sleep when it is idle, so that more power could be saved for core to use. This temp solution allows core frequency maximally rise to 1100MHz. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: zwei4 <david.wei@intel.com>
2017-08-24BroxtonPlatformPkg: Remove EFI_ACPI_5_0_SLP_BUTTONGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24VBT change for TypeCGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24BroxtonPlatformPkg: Disable ISHGuo Mang
1. Disable ISH 2. Coding style Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24BroxtonPlatformPkg: Change MaxPkgCState default valueGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24BroxtonPlatformPkg: Change reset typeGuo Mang
Change reset type from code reset to warm reset. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24BroxtonPlatformPkg: Code cleanupGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-24BroxtonPlatformPkg: Add SueCreek.aslGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-08-16Add Source Level Debugzwei4
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: zwei4 <david.wei@intel.com>
2017-07-28Integrate MR3 FSPGuo Mang
Change code to integrate MR3 FSP. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-07-19Remove unused filesGuo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-07-17FSP serial port init.Guo Mang
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
2017-07-17WIFI Pin Settingzwei4
Configure GPIO pins of on-board WIFI. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: zwei4 <david.wei@intel.com>
2017-07-06Setup clean.lushifex
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: lushifex <shifeix.a.lu@intel.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 14:02:02 +0000