Age | Commit message (Collapse) | Author |
|
1.Add PEI and NvRam part in Capsule update, enable GCC capsule update.
3.Change GCC video resolution to align with VS build
3.Code cleanup
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Guo Mang <mang.guo@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: lushifex <shifeix.a.lu@intel.com>
|
|
1. Add ESRT table in OS. 2. Changed SystemFirmware Descriptor. 3. Remove redundant code.
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Guo Mang <mang.guo@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Guo Mang <mang.guo@intel.com>
|
|
The PCD PcdFlashAreaBaseAddress should be 0xFF800000, but it's 0xFFC00000 due to wrong value assignment in platform fdf.
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Guo Mang <mang.guo@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: lushifex <shifeix.a.lu@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Guo Mang <mang.guo@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: lushifex <shifeix.a.lu@intel.com>
Reviewed-by: zwei4 <david.wei@intel.com>
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: lushifex <shifeix.a.lu@intel.com>
Reviewed-by: Mike Wu <mike.wu@intel.com>
|
|
This patch re-implemented SetTime runtime service for special usage on MinnowBoard Max which may have no RTC battery present. While user sets system time, SetTime service not only sets the time into RTC, but also saves it in UEFI variable. The next time when power failure occurred and RTC system time is lost, BIOS will read out the system time form UEFI variable and set it into RTC.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: lushifex <shifeix.a.lu@intel.com>
|
|
Signed-off-by: Tim He <tim.he@intel.com>
|
|
and updated Pismmcpudxesmm build path.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Mang Guo <mang.guo@intel.com>
Reviewed-by: Tim He <tim.he@intel.com>
|
|
|
|
Issue Description:
When SUT boot to Windows 10 (10586), MRC will clear memory when SUT enter into S4, Shutdown, etc...
Root Cause:
BIOS Platform ASL code Method(_PTS,1) to call “SB.TPM.PTS” method, which include SMI handler code that clears Mor variable, so
If the SUT enter S4, S5(shutdown), Restart normally, the BIOS SMI handler code will clear Mor variable.
[Test]
Windows 10(10586) s3, s4, shutdown, restart, boot, install OS passed
Windows 8 s3,s4,boot passed.
Yotcot s3, boot passed.
git-svn-id: https://ssvn.intel.com:80/ssg/csd/tiano/tianoad/Research/Developer/mangguo/MinnowBoardMaxUDK2015Platform@106312 f973567a-9dae-4ef8-9d9d-80fbec5b6bbd
|
|
added for the feature.
git-svn-id: https://ssvn.intel.com:80/ssg/csd/tiano/tianoad/Research/Developer/mangguo/MinnowBoardMaxUDK2015Platform@106127 f973567a-9dae-4ef8-9d9d-80fbec5b6bbd
# Conflicts:
# Vlv2TbltDevicePkg/PlatformPkgConfig.dsc
# Vlv2TbltDevicePkg/PlatformPkgIA32.dsc
|
|
MinnowBoard Max, and Change Flash size from 3M to 4M. Contributed-under: TianoCore Contribution Agreement 1.0. Signed-off-by: Shifei Lu <shifeix.a.lu@intel.com> Reviewed-by: David Wei <david.wei@intel.com> 2. May 18, 2016. Change the whole flash layout to fix the Fv space is not enough when source level debug enabled. [Test] Windows Build BIOS Boot to Win8.1, yocto passed. S3,S4, shutdown passed. Windows Build BIOS Boot to Win10 passed. shutdown passed. Gcc Build BIOS Boot to Win8.1, yocto passed. S3, S4, shutdown passed. <shifeix.a.lu@intel.com>
|
|
Enhance error handling of XHCI driver. After babble error detected, end point needs to be reset to recover from "halt" state.
This override is a temp solution. It will be removed after MdeModulePkg/Bus/Pci/XhciDxe driver get enhanced.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: zwei4 <david.wei@intel.com>
|
|
CapsuleX64 is for 64bits capsule data access in PEI phase,
it is only needed for X64 DXE build.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Star Zeng <star.zeng@intel.com>
Reviewed-by: Tim He <tim.he@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@18106 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Ip4ConfigDxe driver is deprecated in UEFI 2.5, so we will not support original Ip4Config Protocol,
which is replace by Ip4Config2 Protocol integrated in Ip4Dxe driver(git commit 1f6729ff (SVN r17853)).
Therefore we can remove Ip4ConfigDxe driver from this build.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Jiaxin Wu <jiaxin.wu@intel.com>
Reviewed-by: Ye Ting <ting.ye@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17915 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Star Zeng <star.zeng@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17771 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Shifei Lu <shifeix.a.lu@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17521 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Shifei Lu <shifeix.a.lu@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17418 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Support fTPM feature, and update the BiosID to 0.80.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Tim He <tim.he@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17362 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Shifei Lu <shifeix.a.lu@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17291 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Move microcode, whose address is fixed by SEC binary, to offset 0 of BIOS region.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Mang Guo <mang.guo@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17224 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Update BiosID and optimize the flash layout.
Upgrade uefi shell from 1.0 to 2.0.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Tim He <tim.he@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17172 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Remove override to ConSplitter; Set console background to be black and front ground to be gray light.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16846 6f19259b-4bc3-4df7-8a09-765794883524
|
|
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Tim He <tim.he@intel.com>
Reviewed-by: David Wei <david.wei@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16631 6f19259b-4bc3-4df7-8a09-765794883524
|
|
https://svn.code.sf.net/p/edk2/code/trunk/edk2/,
which are for MinnowBoard MAX open source project.
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: David Wei <david.wei@intel.com>
Reviewed-by: Mike Wu <mike.wu@intel.com>
Reviewed-by: Hot Tian <hot.tian@intel.com>
git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16599 6f19259b-4bc3-4df7-8a09-765794883524
|