From 6989af71680fc69024e68a0ab6d8284f0c4909fc Mon Sep 17 00:00:00 2001
From: niruiyu <niruiyu@6f19259b-4bc3-4df7-8a09-765794883524>
Date: Wed, 18 Aug 2010 12:21:21 +0000
Subject: clear the correct BAR register. Because for P2P device, only register
 from 0x10 to 0x14 is BAR register.

git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@10805 6f19259b-4bc3-4df7-8a09-765794883524
---
 MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c | 10 ++++++++--
 1 file changed, 8 insertions(+), 2 deletions(-)

diff --git a/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c b/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
index 1db71fa802..5f8ffe2c05 100644
--- a/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
+++ b/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
@@ -1,7 +1,7 @@
 /** @file
   PCI Rom supporting funtions implementation for PCI Bus module.
 
-Copyright (c) 2006 - 2009, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>
 This program and the accompanying materials
 are licensed and made available under the terms and conditions of the BSD License
 which accompanies this distribution.  The full text of the license may be found at
@@ -546,6 +546,7 @@ RomDecode (
 {
   UINT32              Value32;
   UINT32              Offset;
+  UINT32              OffsetMax;
   EFI_PCI_IO_PROTOCOL *PciIo;
 
   PciIo = &PciDevice->PciIo;
@@ -553,7 +554,12 @@ RomDecode (
     //
     // Clear all bars
     //
-    for (Offset = 0x10; Offset <= 0x24; Offset += sizeof (UINT32)) {
+    OffsetMax = 0x24;
+    if (IS_PCI_BRIDGE(&PciDevice->Pci)) {
+      OffsetMax = 0x14;
+    }
+
+    for (Offset = 0x10; Offset <= OffsetMax; Offset += sizeof (UINT32)) {
       PciIo->Pci.Write (PciIo, EfiPciIoWidthUint32, Offset, 1, &gAllZero);
     }
 
-- 
cgit v1.2.3