1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
/** @file
Copyright (c) 2011 - 2014, ARM Ltd. All rights reserved.<BR>
Copyright (c) 2014, Linaro Ltd. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Library/ArmGenericTimerCounterLib.h>
#include <Library/ArmArchTimer.h>
VOID
EFIAPI
ArmGenericTimerEnableTimer (
VOID
)
{
UINTN TimerCtrlReg;
ArmArchTimerReadReg (CntvCtl, (VOID *)&TimerCtrlReg);
TimerCtrlReg |= ARM_ARCH_TIMER_ENABLE;
//
// When running under KVM, we need to unmask the interrupt on the timer side
// as KVM will mask it when servicing the interrupt at the hypervisor level
// and delivering the virtual timer interrupt to the guest. Otherwise, the
// interrupt will fire again, trapping into the hypervisor again, etc. etc.
// This is scheduled to be fixed on the KVM side, but there is no harm in
// leaving this in once KVM gets fixed.
//
TimerCtrlReg &= ~ARM_ARCH_TIMER_IMASK;
ArmArchTimerWriteReg (CntvCtl, (VOID *)&TimerCtrlReg);
}
VOID
EFIAPI
ArmGenericTimerDisableTimer (
VOID
)
{
UINTN TimerCtrlReg;
ArmArchTimerReadReg (CntvCtl, (VOID *)&TimerCtrlReg);
TimerCtrlReg &= ~ARM_ARCH_TIMER_ENABLE;
ArmArchTimerWriteReg (CntvCtl, (VOID *)&TimerCtrlReg);
}
VOID
EFIAPI
ArmGenericTimerSetTimerFreq (
IN UINTN FreqInHz
)
{
ArmArchTimerWriteReg (CntFrq, (VOID *)&FreqInHz);
}
UINTN
EFIAPI
ArmGenericTimerGetTimerFreq (
VOID
)
{
UINTN ArchTimerFreq = 0;
ArmArchTimerReadReg (CntFrq, (VOID *)&ArchTimerFreq);
return ArchTimerFreq;
}
UINTN
EFIAPI
ArmGenericTimerGetTimerVal (
VOID
)
{
UINTN ArchTimerValue;
ArmArchTimerReadReg (CntvTval, (VOID *)&ArchTimerValue);
return ArchTimerValue;
}
VOID
EFIAPI
ArmGenericTimerSetTimerVal (
IN UINTN Value
)
{
ArmArchTimerWriteReg (CntvTval, (VOID *)&Value);
}
UINT64
EFIAPI
ArmGenericTimerGetSystemCount (
VOID
)
{
UINT64 SystemCount;
ArmArchTimerReadReg (CntvCt, (VOID *)&SystemCount);
return SystemCount;
}
UINTN
EFIAPI
ArmGenericTimerGetTimerCtrlReg (
VOID
)
{
UINTN Value;
ArmArchTimerReadReg (CntvCtl, (VOID *)&Value);
return Value;
}
VOID
EFIAPI
ArmGenericTimerSetTimerCtrlReg (
UINTN Value
)
{
ArmArchTimerWriteReg (CntvCtl, (VOID *)&Value);
}
UINT64
EFIAPI
ArmGenericTimerGetCompareVal (
VOID
)
{
UINT64 Value;
ArmArchTimerReadReg (CntvCval, (VOID *)&Value);
return Value;
}
VOID
EFIAPI
ArmGenericTimerSetCompareVal (
IN UINT64 Value
)
{
ArmArchTimerWriteReg (CntvCval, (VOID *)&Value);
}
|