1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
|
/** @file
Intel Corporation - ACPI Reference Code for the Cherryview
Family of Customer Reference Boards.
Copyright (c) 1999 - 2015, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
DefinitionBlock (
"DSDT.aml",
"DSDT",
0x02, // DSDT revision.
// A Revision field value greater than or equal to 2 signifies that integers
// declared within the Definition Block are to be evaluated as 64-bit values
"INTEL", // OEM ID (6 byte string)
"CHV-SOC", // OEM table ID (8 byte string)
0x0 // OEM version of DSDT table (4 byte Integer)
)
// BEGIN OF ASL SCOPE
{
External(MDBG, MethodObj)
Method(ADBG, 1, Serialized)
{
Return(0)
}
// Miscellaneous services enabled in Project
include ("token.asl")
include ("GlobalNvs.asl")
include ("Pch/PciTree.asl")
include ("Pch/Pch.asl")
include ("SystemAgent/Chv.asl")
include ("Cpu/Cpu.asl")
include ("Platform/Platform.asl")
Scope(\_SB)
{
Device(PTID)
{
Name(_HID, EISAID("INT340E"))
Name(_CID, EISAID("PNP0C02"))
Name(IVER, 0x00030000) // Version 3
Name(_STA, 0x00)
Name(TSDL, Package()
{ //DeviceClass type Name of Temperature Value
0x00000000, "CPU Core 0 DTS", //not from ec
0x00000000, "CPU Core 1 DTS", //not from ec
0x00000003, "AmbientTempLocal",
0x00000003, "AmbientTempRemote1",
0x00000003, "AmbientTempRemote2",
0x00000003, "CpuTempLocal",
0x00000003, "CpuTempRemote",
0x00000003, "DDRTempLocal",
0x00000003, "DDRTempRemote",
0x00000003, "EC Critical temp",
0x00000003, "OS Critical trip point", // not from EC
0x00000003, "OS Hot trip point", // not from EC
0x00000003, "OS Passive trip point", // not from EC
0x00000003, "OS Active 0 trip point", // not from EC
0x0000000E, "TZ01 _TMP" // not from EC
})
Method(TSDD, 0, Serialized)
{
Name (TSDX, Package() {
0x80000000, 0x80000000, 0x80000000, 0x80000000,
0x80000000, 0x80000000, 0x80000000, 0x80000000,
0x80000000, 0x80000000, 0x80000000, 0x80000000,
0x80000000, 0x80000000, 0x80000000
})
Store(Add(Multiply(\DTS1, 10), 2732), Index(TSDX, 0))
Store(Add(Multiply(\DTS2, 10), 2732), Index(TSDX, 1))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.ALT1, 10), 2732), Index(TSDX, 2))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.ART1, 10), 2732), Index(TSDX, 3))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.ART2, 10), 2732), Index(TSDX, 4))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.LTMP, 10), 2732), Index(TSDX, 5))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.TMPR, 10), 2732), Index(TSDX, 6))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.D0TL, 10), 2732), Index(TSDX, 7))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.DM0T, 10), 2732), Index(TSDX, 8))
Store(Add(Multiply(\_SB.PCI0.LPCB.H_EC.CTMP, 10), 2732), Index(TSDX, 9))
Store(\_TZ.TZ01._CRT, Index(TSDX, 10))
Store(\_TZ.TZ01._HOT, Index(TSDX, 11))
Store(\_TZ.TZ01._PSV, Index(TSDX, 12))
Store(\_TZ.TZ01._AC0, Index(TSDX, 13))
Store(\_TZ.TZ01._TMP, Index(TSDX, 14))
Return(TSDX)
}
Name(PSDL, Package()
{// DeviceClass type Name of Power Value
0x00000000, "CPU Power"
})
Method(PSDD, 0, Serialized)
{
Name (PSDX, Package() {0x80000000})
Store(100, Index(PSDX, 0))
Return(PSDX)
}
Name(OSDL, Package()
{ // DeviceClass type Descriptive Name Unit
0x00000004, "CPU Fan Duty Cycle", "RAW",
0x00000004, "CPU Fan #1 Speed", "RPM"
})
Method(OSDD, 0, Serialized)
{
Name (OSDX, Package () {0x80000000, 0x80000000})
Store(\_SB.PCI0.LPCB.H_EC.FDCY, Index(OSDX, 0))
Store(\_SB.PCI0.LPCB.H_EC.CFSP, Index(OSDX, 1))
Return(OSDX)
}
Method (SDSP)
{
Return(10) // Sampling period
}
}//end of Device(PTID)
} // end \_SB scope
include ("Platform/Thermal.asl")
include ("Platform/PciDrc.asl")
include ("SystemAgent/Video.asl")
include ("Platform/Gpe.asl")
// Sleep states supported by Chipset/Board.
//----------------------------------------------------------------------
// SSx - BIOS setup controlled enabled _Sx Sleep state status
Name(\_S0, Package(4){0x0,0x0,0,0}) // mandatory System state
Name(\_S3, Package(4){0x5,0x0,0,0})
// Name(\_S4, Package(4){0x6,0x0,0,0})
Name(\_S5, Package(4){0x7,0x0,0,0}) // mandatory System state
Method(PTS, 1) { // METHOD CALLED FROM _PTS PRIOR TO ENTER ANY SLEEP STATE
If(Arg0) // entering any sleep state
{
}
}
Method(WAK, 1) { // METHOD CALLED FROM _WAK RIGHT AFTER WAKE UP
}
}// End of ASL File
|