blob: c4db4fe0fb1cab90ef2b626c9d29f40faa98d5c1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/** @file
Header file for Pch Smbus Lib.
Copyright (c) 2011 - 2015, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _PCH_SMBUS_LIBRARY_H_
#define _PCH_SMBUS_LIBRARY_H_
/**
This function provides a standard way to execute Smbus sequential
I2C Read. This function allows the PCH to perform block reads to
certain I2C devices, such as serial E2PROMs. Typically these data
bytes correspond to an offset (address) within the serial memory
chips.
@param[in] SmBusAddress Address that encodes the SMBUS Slave Address,
SMBUS Command, SMBUS Data Length, and PEC.
@param[out] Buffer Pointer to the buffer to store the bytes read
from the SMBUS
@param[out] Status eturn status for the executed command.
@retval UINTN The number of bytes read
**/
UINTN
EFIAPI
SmBusSeqI2CRead (
IN UINTN SmBusAddress,
OUT VOID *Buffer,
OUT RETURN_STATUS * Status OPTIONAL
);
#endif
|
