blob: 663ab6f501a28790c96aef88ee6fd0c4952e2671 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
/** @file
Multiplatform initialization header file.
This file includes package header files, library classes.
Copyright (c) 2010 - 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _MINNOW_NEXT_MULTIPLATFORM_LIB_H_
#define _MINNOW_NEXT_MULTIPLATFORM_LIB_H_
#include <BoardFunctionsPei.h>
#include <Guid/SetupVariable.h>
#include <Library/IoLib.h>
#include <Library/MemoryAllocationLib.h>
#include <Library/PeiDxeSmmMmPciLib.h>
#include <SaRegs.h>
#include "PlatformId.h"
#include "MmrcData.h"
extern UPDATE_FSPM_UPD_FUNC mMb3NUpdateFspmUpdPtr;
extern DRAM_CREATE_POLICY_DEFAULTS_FUNC mMb3NDramCreatePolicyDefaultsPtr;
extern UPDATE_PCIE_CONFIG_FUNC mMb3NUpdatePcieConfigPtr;
typedef struct {
UINT8 DeviceWidth[DRAM_POLICY_NUMBER_CHANNELS];
UINT8 DramDensity[DRAM_POLICY_NUMBER_CHANNELS];
UINT8 Option[DRAM_POLICY_NUMBER_CHANNELS];
UINT8 RankEnable[DRAM_POLICY_NUMBER_CHANNELS];
CHAR8 DescString[32];
} BOARD_CHANNEL_INFO;
EFI_STATUS
EFIAPI
Mb3NUpdateFspmUpd (
IN CONST EFI_PEI_SERVICES **PeiServices,
IN FSPM_UPD *FspUpdRgn
);
EFI_STATUS
EFIAPI
Mb3NDramCreatePolicyDefaults (
IN EFI_PEI_READ_ONLY_VARIABLE2_PPI *VariablePpi,
OUT DRAM_POLICY_PPI **DramPolicyPpi,
IN IAFWDramConfig *DramConfigData,
IN UINTN *MrcTrainingDataAddr,
IN UINTN *MrcBootDataAddr,
IN UINT8 BoardId
);
EFI_STATUS
EFIAPI
Mb3NUpdatePcieConfig (
IN SC_PCIE_PREMEM_CONFIG *PciePreMemConfig
);
#endif
|
