1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
|
/** @file
*
* Copyright (c) 2015, Hisilicon Limited. All rights reserved.
* Copyright (c) 2015, Linaro Limited. All rights reserved.
*
* This program and the accompanying materials
* are licensed and made available under the terms and conditions of the BSD License
* which accompanies this distribution. The full text of the license may be found at
* http://opensource.org/licenses/bsd-license.php
*
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
**/
#include <Uefi.h>
#include <Library/DebugLib.h>
#include <Library/BaseMemoryLib.h>
#include <Protocol/Smbios.h>
#include <IndustryStandard/SmBios.h>
#include <PlatformArch.h>
#include <Library/OemMiscLib.h>
#include <Library/SerdesLib.h>
#include <Library/I2CLib.h>
#include <Library/HiiLib.h>
I2C_DEVICE gDS3231RtcDevice = {
.Socket = 0,
.Port = 6,
.DeviceType = DEVICE_TYPE_SPD,
.SlaveDeviceAddress = 0x68
};
SERDES_POLARITY_INVERT gSerdesPolarityTxDesc[] =
{
{SERDES_INVALID_MACRO_ID, SERDES_INVALID_LANE_NUM}
};
SERDES_POLARITY_INVERT gSerdesPolarityRxDesc[] =
{
{SERDES_INVALID_MACRO_ID, SERDES_INVALID_LANE_NUM}
};
SERDES_PARAM gSerdesParam = {
.Hilink0Mode = EmHilink0Pcie1X8,
.Hilink1Mode = EmHilink1Pcie0X8,
.Hilink2Mode = EmHilink2Pcie2X8,
.Hilink3Mode = 0x0,
.Hilink4Mode = 0xF,
.Hilink5Mode = EmHilink5Sas1X4,
.Hilink6Mode = 0x0,
.UseSsc = 0,
};
SERDES_PARAM gSerdesParam0 = {
.Hilink0Mode = EmHilink0Hccs1X8Width16,
.Hilink1Mode = EmHilink1Hccs0X8Width16,
.Hilink2Mode = EmHilink2Pcie2X8,
.Hilink3Mode = 0x0,
.Hilink4Mode = 0xF,
.Hilink5Mode = EmHilink5Sas1X4,
.Hilink6Mode = 0x0,
.UseSsc = 0,
};
SERDES_PARAM gSerdesParam1 = {
.Hilink0Mode = EmHilink0Hccs1X8Width16,
.Hilink1Mode = EmHilink1Hccs0X8Width16,
.Hilink2Mode = EmHilink2Pcie2X8,
.Hilink3Mode = 0x0,
.Hilink4Mode = 0xF,
.Hilink5Mode = EmHilink5Pcie3X4,
.Hilink6Mode = 0xF,
.UseSsc = 0,
};
EFI_STATUS OemGetSerdesParam (SERDES_PARAM *ParamA, SERDES_PARAM *ParamB, UINT32 SocketId)
{
if (ParamA == NULL) {
DEBUG((EFI_D_ERROR, "[%a]:[%dL] Param == NULL!\n", __FUNCTION__, __LINE__));
return EFI_INVALID_PARAMETER;
}
(VOID) CopyMem(ParamA, &gSerdesParam, sizeof(*ParamA));
return EFI_SUCCESS;
}
VOID OemPcieResetAndOffReset(void)
{
return;
}
SMBIOS_TABLE_TYPE9 gPcieSlotInfo[] = {
// PCIe0 Slot 1
{
{ // Hdr
EFI_SMBIOS_TYPE_SYSTEM_SLOTS, // Type,
0, // Length,
0 // Handle
},
1, // SlotDesignation
SlotTypePciExpressX8, // SlotType
SlotDataBusWidth8X, // SlotDataBusWidth
SlotUsageAvailable, // SlotUsage
SlotLengthOther, // SlotLength
0x0001, // SlotId
{ // SlotCharacteristics1
0, // CharacteristicsUnknown :1;
0, // Provides50Volts :1;
0, // Provides33Volts :1;
0, // SharedSlot :1;
0, // PcCard16Supported :1;
0, // CardBusSupported :1;
0, // ZoomVideoSupported :1;
0 // ModemRingResumeSupported:1;
},
{ // SlotCharacteristics2
0, // PmeSignalSupported :1;
0, // HotPlugDevicesSupported :1;
0, // SmbusSignalSupported :1;
0 // Reserved :5;
},
0x00, // SegmentGroupNum
0x00, // BusNum
0 // DevFuncNum
},
// PCIe0 Slot 4
{
{ // Hdr
EFI_SMBIOS_TYPE_SYSTEM_SLOTS, // Type,
0, // Length,
0 // Handle
},
1, // SlotDesignation
SlotTypePciExpressX8, // SlotType
SlotDataBusWidth8X, // SlotDataBusWidth
SlotUsageAvailable, // SlotUsage
SlotLengthOther, // SlotLength
0x0004, // SlotId
{ // SlotCharacteristics1
0, // CharacteristicsUnknown :1;
0, // Provides50Volts :1;
0, // Provides33Volts :1;
0, // SharedSlot :1;
0, // PcCard16Supported :1;
0, // CardBusSupported :1;
0, // ZoomVideoSupported :1;
0 // ModemRingResumeSupported:1;
},
{ // SlotCharacteristics2
0, // PmeSignalSupported :1;
0, // HotPlugDevicesSupported :1;
0, // SmbusSignalSupported :1;
0 // Reserved :5;
},
0x00, // SegmentGroupNum
0x00, // BusNum
0 // DevFuncNum
}
};
UINT8 OemGetPcieSlotNumber ()
{
return sizeof (gPcieSlotInfo) / sizeof (SMBIOS_TABLE_TYPE9);
}
EFI_STRING_ID gDimmToDevLocator[MAX_SOCKET][MAX_CHANNEL][MAX_DIMM] = {
{{STRING_TOKEN(STR_LEMON_C10_DIMM_000), STRING_TOKEN(STR_LEMON_C10_DIMM_001), STRING_TOKEN(STR_LEMON_C10_DIMM_002)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_010), STRING_TOKEN(STR_LEMON_C10_DIMM_011), STRING_TOKEN(STR_LEMON_C10_DIMM_012)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_020), STRING_TOKEN(STR_LEMON_C10_DIMM_021), STRING_TOKEN(STR_LEMON_C10_DIMM_022)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_030), STRING_TOKEN(STR_LEMON_C10_DIMM_031), STRING_TOKEN(STR_LEMON_C10_DIMM_032)}},
{{STRING_TOKEN(STR_LEMON_C10_DIMM_100), STRING_TOKEN(STR_LEMON_C10_DIMM_101), STRING_TOKEN(STR_LEMON_C10_DIMM_102)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_110), STRING_TOKEN(STR_LEMON_C10_DIMM_111), STRING_TOKEN(STR_LEMON_C10_DIMM_112)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_120), STRING_TOKEN(STR_LEMON_C10_DIMM_121), STRING_TOKEN(STR_LEMON_C10_DIMM_122)},
{STRING_TOKEN(STR_LEMON_C10_DIMM_130), STRING_TOKEN(STR_LEMON_C10_DIMM_131), STRING_TOKEN(STR_LEMON_C10_DIMM_132)}}
};
EFI_HII_HANDLE
EFIAPI
OemGetPackages (
)
{
return HiiAddPackages (
&gEfiCallerIdGuid,
NULL,
OemMiscLib2PStrings,
NULL,
NULL
);
}
|
