1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
|
/** @file
This file contains a structure definition for the ACPI 5.0 Fixed ACPI
Description Table (FADT). The contents of this file should only be modified
for bug fixes, no porting is required.
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
//
// Statements that include other files
//
#include "Fadt.h"
//
// Fixed ACPI Description Table
// Please modify all values in Fadt.h only.
//
EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE Fadt = {
{
EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE_SIGNATURE,
sizeof (EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE),
EFI_ACPI_5_0_FIXED_ACPI_DESCRIPTION_TABLE_REVISION,
//
// Checksum will be updated at runtime
//
0x00,
//
// It is expected that these values will be updated at runtime
//
{ ' ', ' ', ' ', ' ', ' ', ' ' },
0,
EFI_ACPI_OEM_FADT_REVISION,
0,
0
},
//
// These addresses will be updated at runtime
//
0x00000000,
0x00000000,
EFI_ACPI_RESERVED_BYTE,
EFI_ACPI_PREFERRED_PM_PROFILE,
EFI_ACPI_SCI_INT,
EFI_ACPI_SMI_CMD,
FixedPcdGet8 (PcdAcpiEnableSwSmi),
FixedPcdGet8 (PcdAcpiDisableSwSmi),
EFI_ACPI_S4_BIOS_REQ,
EFI_ACPI_PSTATE_CNT,
EFI_ACPI_PM1A_EVT_BLK_ADDRESS,
EFI_ACPI_PM1B_EVT_BLK_ADDRESS,
EFI_ACPI_PM1A_CNT_BLK_ADDRESS,
EFI_ACPI_PM1B_CNT_BLK_ADDRESS,
EFI_ACPI_PM2_CNT_BLK_ADDRESS,
EFI_ACPI_PM_TMR_BLK_ADDRESS,
EFI_ACPI_GPE0_BLK_ADDRESS,
EFI_ACPI_GPE1_BLK_ADDRESS,
EFI_ACPI_PM1_EVT_LEN,
EFI_ACPI_PM1_CNT_LEN,
EFI_ACPI_PM2_CNT_LEN,
EFI_ACPI_PM_TMR_LEN,
EFI_ACPI_GPE0_BLK_LEN,
EFI_ACPI_GPE1_BLK_LEN,
EFI_ACPI_GPE1_BASE,
//
// Latest OS have C-State capability and CST_CNT SMI doesn't need to be defined.
// CST_CNT SMI is not handled in BIOS and it can be removed safely.
//
EFI_ACPI_CST_CNT,
EFI_ACPI_P_LVL2_LAT,
EFI_ACPI_P_LVL3_LAT,
EFI_ACPI_FLUSH_SIZE,
EFI_ACPI_FLUSH_STRIDE,
EFI_ACPI_DUTY_OFFSET,
EFI_ACPI_DUTY_WIDTH,
EFI_ACPI_DAY_ALRM,
EFI_ACPI_MON_ALRM,
EFI_ACPI_CENTURY,
EFI_ACPI_IAPC_BOOT_ARCH,
EFI_ACPI_RESERVED_BYTE,
EFI_ACPI_FIXED_FEATURE_FLAGS,
//
// Reset Register Block
//
{
EFI_ACPI_RESET_REG_ADDRESS_SPACE_ID,
EFI_ACPI_RESET_REG_BIT_WIDTH,
EFI_ACPI_RESET_REG_BIT_OFFSET,
EFI_ACPI_5_0_BYTE,
EFI_ACPI_RESET_REG_ADDRESS
},
EFI_ACPI_RESET_VALUE,
{
EFI_ACPI_RESERVED_BYTE,
EFI_ACPI_RESERVED_BYTE,
EFI_ACPI_RESERVED_BYTE
},
//
// These addresses will be updated at runtime
//
0x0000000000000000, // X_FIRMWARE_CTRL
0x0000000000000000, // X_DSDT
{
//
// X_PM1a Event Register Block
//
EFI_ACPI_PM1A_EVT_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM1A_EVT_BLK_BIT_WIDTH,
EFI_ACPI_PM1A_EVT_BLK_BIT_OFFSET,
EFI_ACPI_5_0_WORD,
EFI_ACPI_PM1A_EVT_BLK_ADDRESS
},
{
//
// X_PM1b Event Register Block
//
EFI_ACPI_PM1B_EVT_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM1B_EVT_BLK_BIT_WIDTH,
EFI_ACPI_PM1B_EVT_BLK_BIT_OFFSET,
EFI_ACPI_5_0_WORD,
EFI_ACPI_PM1B_EVT_BLK_ADDRESS
},
{
//
// X_PM1a Control Register Block
//
EFI_ACPI_PM1A_CNT_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM1A_CNT_BLK_BIT_WIDTH,
EFI_ACPI_PM1A_CNT_BLK_BIT_OFFSET,
EFI_ACPI_5_0_WORD,
EFI_ACPI_PM1A_CNT_BLK_ADDRESS
},
{
//
// X_PM1b Control Register Block
//
EFI_ACPI_PM1B_CNT_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM1B_CNT_BLK_BIT_WIDTH,
EFI_ACPI_PM1B_CNT_BLK_BIT_OFFSET,
EFI_ACPI_5_0_WORD,
EFI_ACPI_PM1B_CNT_BLK_ADDRESS
},
{
//
// X_PM2 Control Register Block
//
EFI_ACPI_PM2_CNT_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM2_CNT_BLK_BIT_WIDTH,
EFI_ACPI_PM2_CNT_BLK_BIT_OFFSET,
EFI_ACPI_5_0_BYTE,
EFI_ACPI_PM2_CNT_BLK_ADDRESS
},
{
//
// X_PM Timer Control Register Block
//
EFI_ACPI_PM_TMR_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_PM_TMR_BLK_BIT_WIDTH,
EFI_ACPI_PM_TMR_BLK_BIT_OFFSET,
EFI_ACPI_5_0_DWORD,
EFI_ACPI_PM_TMR_BLK_ADDRESS
},
{
//
// X_General Purpose Event 0 Register Block
//
EFI_ACPI_GPE0_BLK_ADDRESS_SPACE_ID,
0x0,
EFI_ACPI_GPE0_BLK_BIT_OFFSET,
EFI_ACPI_5_0_BYTE,
EFI_ACPI_GPE0_BLK_ADDRESS
},
{
//
// X_General Purpose Event 1 Register Block
//
EFI_ACPI_GPE1_BLK_ADDRESS_SPACE_ID,
EFI_ACPI_GPE1_BLK_BIT_WIDTH,
EFI_ACPI_GPE1_BLK_BIT_OFFSET,
EFI_ACPI_5_0_BYTE,
EFI_ACPI_GPE1_BLK_ADDRESS
},
{
//
// Sleep Control Reg - update in DXE driver
//
0,
0,
0,
0,
0
},
{
//
// Sleep Status Reg - update in DXE driver
//
0,
0,
0,
0,
0
}
};
|
