summaryrefslogtreecommitdiff
path: root/Platform/Intel/PurleyOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Uncore2.asi
blob: 577a3c253741e02ceb98743b7e2954b9e6d18a1b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
/** @file

Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.

THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

**/

  Name (PRU2, Package() {
    //
    // PCIe2 PortA/NTB  
    //
    Package() { 0x0000FFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x0000FFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x0000FFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x0000FFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x0008FFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x0008FFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x0008FFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x0008FFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x0009FFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x0009FFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x0009FFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x0009FFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x000AFFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x000AFFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x000AFFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x000AFFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x000BFFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x000BFFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x000BFFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x000BFFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x000CFFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x000CFFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x000CFFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x000CFFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x000DFFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x000DFFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x000DFFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x000DFFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },


    Package() { 0x0016FFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x0016FFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x0016FFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x0016FFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

    Package() { 0x0017FFFF, 0, \_SB.PC00.LPC0.LNKA, 0 },
    Package() { 0x0017FFFF, 1, \_SB.PC00.LPC0.LNKB, 0 },
    Package() { 0x0017FFFF, 2, \_SB.PC00.LPC0.LNKC, 0 },
    Package() { 0x0017FFFF, 3, \_SB.PC00.LPC0.LNKD, 0 },

  })

  Name (ARU2, Package() {
    //
    // PCIe2 PortA/NTB  
    //
    Package() { 0x0000FFFF, 0, 0, 16 },
    Package() { 0x0000FFFF, 1, 0, 17 },
    Package() { 0x0000FFFF, 2, 0, 18 },
    Package() { 0x0000FFFF, 3, 0, 19 },

    Package() { 0x0008FFFF, 0, 0, 16 },
    Package() { 0x0008FFFF, 1, 0, 17 },
    Package() { 0x0008FFFF, 2, 0, 18 },
    Package() { 0x0008FFFF, 3, 0, 19 },

    Package() { 0x0009FFFF, 0, 0, 16 },
    Package() { 0x0009FFFF, 1, 0, 17 },
    Package() { 0x0009FFFF, 2, 0, 18 },
    Package() { 0x0009FFFF, 3, 0, 19 },

    Package() { 0x000AFFFF, 0, 0, 16 },
    Package() { 0x000AFFFF, 1, 0, 17 },
    Package() { 0x000AFFFF, 2, 0, 18 },
    Package() { 0x000AFFFF, 3, 0, 19 },

    Package() { 0x000BFFFF, 0, 0, 16 },
    Package() { 0x000BFFFF, 1, 0, 17 },
    Package() { 0x000BFFFF, 2, 0, 18 },
    Package() { 0x000BFFFF, 3, 0, 19 },

    Package() { 0x000CFFFF, 0, 0, 16 },
    Package() { 0x000CFFFF, 1, 0, 17 },
    Package() { 0x000CFFFF, 2, 0, 18 },
    Package() { 0x000CFFFF, 3, 0, 19 },

    Package() { 0x000DFFFF, 0, 0, 16 },
    Package() { 0x000DFFFF, 1, 0, 17 },
    Package() { 0x000DFFFF, 2, 0, 18 },
    Package() { 0x000DFFFF, 3, 0, 19 },


    Package() { 0x0016FFFF, 0, 0, 16 },
    Package() { 0x0016FFFF, 1, 0, 17 },
    Package() { 0x0016FFFF, 2, 0, 18 },
    Package() { 0x0016FFFF, 3, 0, 19 },

    Package() { 0x0017FFFF, 0, 0, 16 },
    Package() { 0x0017FFFF, 1, 0, 17 },
    Package() { 0x0017FFFF, 2, 0, 18 },
    Package() { 0x0017FFFF, 3, 0, 19 },

  })

  //
  // Devices 8 - 31 on each stack
  //
  Device (UNC2) {
    Name (_UID, "UNCORE2")
    Name (_ADR, 0x00000000)
    Method (_PRT, 0) {
      If (LEqual(PICM, Zero)) {
        Return (PRU2)
      }
      Return (ARU2)
    }
  }