blob: 78fd01349831fa3509ea18b20e339711ad715a4b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/** @file
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _EFI_PCI_SUPPORT_H_
#define _EFI_PCI_SUPPORT_H_
#include <Protocol/PciRootBridgeIo.h>
#include <Guid/SetupVariable.h>
typedef struct {
UINT8 PcieCapPtr;
UINT8 Function;
UINT8 Device;
UINT8 Bus;
UINT16 PcieLnkCap;
UINT16 PcieDevCap;
//Added to Support AtomicOp Request-->Start
UINT16 PcieDevCap2;
//Added to Support AtomicOp Request-->End
} PCIE_CAP_INFO;
typedef struct {
INTN Top;
PCIE_CAP_INFO PcieCapInfo[FixedPcdGet32(PcdMaxNestedLevel)];
} PCIE_STACK;
extern PCIE_STACK mPcieStack;
BOOLEAN
IsPciDevicePresent (
IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo,
PCI_TYPE00 *Pci,
UINT8 Bus,
UINT8 Device,
UINT8 Func
);
#endif
|
