blob: c341d9e8d0971df659bf0d2182e6f8e0f1d50853 (
plain)
1
2
3
4
5
6
7
|
MDIO driver configuration
-------------------------
MDIO driver provides access to network PHYs' registers via MARVELL_MDIO_READ and
MARVELL_MDIO_WRITE functions (MARVELL_MDIO_PROTOCOL). Following PCD is required:
gMarvellTokenSpaceGuid.PcdMdioBaseAddress
(base address of SMI management register)
|
