1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
|
/** @file
PCH Pcie SMM Driver Entry.
Copyright (c) 2010 - 2016, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include "ScInitSmm.h"
GLOBAL_REMOVE_IF_UNREFERENCED SC_PCIE_DEVICE_OVERRIDE *mDevAspmOverride;
GLOBAL_REMOVE_IF_UNREFERENCED UINT32 mNumOfDevAspmOverride;
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mPolicyRevision;
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mPchBusNumber;
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mTempRootPortBusNumMin;
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mTempRootPortBusNumMax;
GLOBAL_REMOVE_IF_UNREFERENCED SC_PCIE_ROOT_PORT_CONFIG mPcieRootPortConfig[PCIE_MAX_ROOT_PORTS];
GLOBAL_REMOVE_IF_UNREFERENCED UINT32 mLtrNonSupportRpBitMap;
GLOBAL_REMOVE_IF_UNREFERENCED BOOLEAN mPciePmSwSmiExecuted = FALSE;
extern EFI_GUID gScDeviceTableHobGuid;
/**
PCIE Link Active State Change Hotplug SMI call back function for all Root ports
@param[in] DispatchHandle Handle of this dispatch function
@param[in] RpContext Rootport context, which contains RootPort Index,
and RootPort PCI BDF.
@retval None
**/
VOID
EFIAPI
ScPcieLinkActiveStateChange (
IN EFI_HANDLE DispatchHandle,
IN SC_PCIE_SMI_RP_CONTEXT *RpContext
)
{
return;
}
/**
PCIE Link Equalization Request SMI call back function for all Root ports
@param[in] DispatchHandle Handle of this dispatch function
@param[in] RpContext Rootport context, which contains RootPort Index,
and RootPort PCI BDF.
@retval None
**/
VOID
EFIAPI
ScPcieLinkEqHandlerFunction (
IN EFI_HANDLE DispatchHandle,
IN SC_PCIE_SMI_RP_CONTEXT *RpContext
)
{
return;
}
/**
An IoTrap callback to config PCIE power management settings
@param[in] None
@retval None
**/
VOID
ScPciePmIoTrapSmiCallback (
VOID
)
{
UINT8 PortIndex;
UINTN RpBase;
UINTN RpDevice;
UINTN RpFunction;
BOOLEAN L1SubstatesSupportedPerPort;
UINT16 AspmVal;
BOOLEAN ClkreqPerPortSupported;
BOOLEAN ClkreqSupportedInAllEnabledPorts;
BOOLEAN L1SupportedInAllEnabledPorts;
BOOLEAN FirstRPToSetPm;
BOOLEAN LtrSupported;
BOOLEAN IsAnyRootPortEnabled;
UINT8 MaxPciePortNum;
AspmVal = 0;
L1SubstatesSupportedPerPort = FALSE;
ClkreqPerPortSupported = FALSE;
ClkreqSupportedInAllEnabledPorts = TRUE;
L1SupportedInAllEnabledPorts = TRUE;
FirstRPToSetPm = TRUE;
LtrSupported = TRUE;
IsAnyRootPortEnabled = FALSE;
MaxPciePortNum = GetScMaxPciePortNum ();
for (PortIndex = 0; PortIndex < MaxPciePortNum; PortIndex++) {
GetScPcieRpDevFun (PortIndex, &RpDevice, &RpFunction);
RpBase = MmPciBase (DEFAULT_PCI_BUS_NUMBER_SC, (UINT32) RpDevice, (UINT32) RpFunction);
if ((MmioRead16 (RpBase) != 0xFFFF) &&
((MmioRead16 (RpBase + R_PCH_PCIE_SLSTS) & B_PCIE_SLSTS_PDS) != 0)) {
PcieCheckPmConfig (
DEFAULT_PCI_BUS_NUMBER_SC,
(UINT8) RpDevice,
(UINT8) RpFunction,
mNumOfDevAspmOverride,
mDevAspmOverride,
mTempRootPortBusNumMin,
mTempRootPortBusNumMax,
&mPcieRootPortConfig[PortIndex],
&L1SubstatesSupportedPerPort,
mPolicyRevision,
&AspmVal,
&ClkreqPerPortSupported,
&LtrSupported
);
if ((AspmVal & V_PCIE_LCTL_ASPM_L1) != V_PCIE_LCTL_ASPM_L1) {
L1SupportedInAllEnabledPorts = FALSE;
}
if (ClkreqPerPortSupported == FALSE) {
ClkreqSupportedInAllEnabledPorts = FALSE;
}
if (!LtrSupported) {
mLtrNonSupportRpBitMap |= 1<<PortIndex;
}
IsAnyRootPortEnabled = TRUE;
}
}
for (PortIndex = 0; PortIndex < MaxPciePortNum; PortIndex++) {
GetScPcieRpDevFun (PortIndex, &RpDevice, &RpFunction);
RpBase = MmPciBase (DEFAULT_PCI_BUS_NUMBER_SC, (UINT32) RpDevice, (UINT32) RpFunction);
if (MmioRead16 (RpBase) != 0xFFFF) {
PcieSetPm (
DEFAULT_PCI_BUS_NUMBER_SC,
(UINT8) RpDevice,
(UINT8) RpFunction,
mNumOfDevAspmOverride,
mDevAspmOverride,
mTempRootPortBusNumMin,
mTempRootPortBusNumMax,
&mPcieRootPortConfig[PortIndex],
&L1SubstatesSupportedPerPort,
mPolicyRevision,
FirstRPToSetPm,
L1SupportedInAllEnabledPorts,
ClkreqSupportedInAllEnabledPorts,
&LtrSupported,
TRUE
);
FirstRPToSetPm = FALSE;
}
}
}
/**
The SW SMI callback to config PCIE power management settings
@param[in] DispatchHandle The handle of this callback, obtained when registering
@param[in] CallbackContext Pointer to the EFI_SMM_SW_REGISTER_CONTEXT
@param[in, out] CommBuffer Point to the CommBuffer structure
@param[in, out] CommBufferSize Point to the Size of CommBuffer structure
**/
VOID
EFIAPI
ScPciePmSwSmiCallback (
IN EFI_HANDLE DispatchHandle,
IN EFI_SMM_SW_REGISTER_CONTEXT *DispatchContext,
IN OUT VOID *CommBuffer,
IN OUT UINTN *CommBufferSize
)
{
if (DispatchContext->SwSmiInputValue == mPcieRpConfig->AspmSwSmiNumber) {
if (mPciePmSwSmiExecuted == FALSE) {
ScPciePmIoTrapSmiCallback ();
mPciePmSwSmiExecuted = TRUE;
}
} else {
ASSERT_EFI_ERROR (EFI_INVALID_PARAMETER);
}
}
/**
This function clear the Io trap executed flag before enter S3
@param[in] Handle Handle of the callback
@param[in] Context The dispatch context
@param[in, out] CommBuffer Point to the CommBuffer structure
@param[in, out] CommBufferSize Point to the Size of CommBuffer structure
@retval EFI_SUCCESS PCH register saved
**/
EFI_STATUS
EFIAPI
ScPcieS3EntryCallBack (
IN EFI_HANDLE Handle,
IN CONST VOID *Context OPTIONAL,
IN OUT VOID *CommBuffer OPTIONAL,
IN OUT UINTN *CommBufferSize OPTIONAL
)
{
mPciePmSwSmiExecuted = FALSE;
return EFI_SUCCESS;
}
/**
Register PCIE Hotplug SMI dispatch function to handle Hotplug enabling
@param[in] ImageHandle The image handle of this module
@param[in] SystemTable The EFI System Table
@retval EFI_SUCCESS The function completes successfully
**/
EFI_STATUS
EFIAPI
InitializeScPcieSmm (
IN EFI_HANDLE ImageHandle,
IN EFI_SYSTEM_TABLE *SystemTable
)
{
EFI_STATUS Status;
EFI_HOB_GUID_TYPE* Hob;
UINT32 DevTableSize;
EFI_HANDLE SwDispatchHandle;
EFI_SMM_SW_REGISTER_CONTEXT SwDispatchContext;
EFI_HANDLE SxDispatchHandle;
EFI_SMM_SX_REGISTER_CONTEXT SxDispatchContext;
UINT8 MaxPciePortNum;
SI_POLICY_HOB *SiPolicyHob;
DEBUG ((DEBUG_INFO, "InitializeScPcieSmm () Start\n"));
MaxPciePortNum = GetScMaxPciePortNum ();
//
// Get Silicon Policy data HOB
//
Hob = GetFirstGuidHob (&gSiPolicyHobGuid);
if (Hob == NULL) {
ASSERT (Hob != NULL);
return EFI_NOT_FOUND;
}
SiPolicyHob = GET_GUID_HOB_DATA (Hob);
mPolicyRevision = mScPolicy->TableHeader.Header.Revision;
mPchBusNumber = DEFAULT_PCI_BUS_NUMBER_SC;
mTempRootPortBusNumMin = SiPolicyHob->TempPciBusMin;
mTempRootPortBusNumMax = SiPolicyHob->TempPciBusMax;
ASSERT (sizeof (mPcieRootPortConfig) == sizeof (mPcieRpConfig->RootPort));
CopyMem (
mPcieRootPortConfig,
&(mPcieRpConfig->RootPort),
sizeof (mPcieRootPortConfig)
);
mDevAspmOverride = NULL;
mNumOfDevAspmOverride = 0;
mLtrNonSupportRpBitMap = 0;
Hob = GetFirstGuidHob (&gScDeviceTableHobGuid);
if (Hob != NULL) {
DevTableSize = GET_GUID_HOB_DATA_SIZE (Hob);
ASSERT ((DevTableSize % sizeof (SC_PCIE_DEVICE_OVERRIDE)) == 0);
mNumOfDevAspmOverride = DevTableSize / sizeof (SC_PCIE_DEVICE_OVERRIDE);
DEBUG ((DEBUG_INFO, "Found PcieDeviceTable HOB (%d entries)\n", mNumOfDevAspmOverride));
Status = gSmst->SmmAllocatePool (
EfiRuntimeServicesData,
DevTableSize,
(VOID **) &mDevAspmOverride
);
CopyMem (mDevAspmOverride, GET_GUID_HOB_DATA (Hob), DevTableSize);
}
//
// Register PCIe ASPM SW SMI handler
//
SwDispatchHandle = NULL;
SwDispatchContext.SwSmiInputValue = mPcieRpConfig->AspmSwSmiNumber;
Status = mSwDispatch->Register (
mSwDispatch,
(EFI_SMM_HANDLER_ENTRY_POINT2) ScPciePmSwSmiCallback,
&SwDispatchContext,
&SwDispatchHandle
);
ASSERT_EFI_ERROR (Status);
//
// Register the callback for S3 entry
//
SxDispatchContext.Type = SxS3;
SxDispatchContext.Phase = SxEntry;
Status = mSxDispatch->Register (
mSxDispatch,
ScPcieS3EntryCallBack,
&SxDispatchContext,
&SxDispatchHandle
);
ASSERT_EFI_ERROR (Status);
DEBUG ((DEBUG_INFO, "InitializeScPcieSmm () End\n"));
return EFI_SUCCESS;
}
|
