blob: 664f66f296d3554865a3de6d98108df3507081b8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/** @file
Definitions required to create PcieStorageInfoHob
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _PCH_PCIE_STORAGE_DETECT_HOB_
#define _PCH_PCIE_STORAGE_DETECT_HOB_
#include "PchLimits.h"
#define PCIE_STORAGE_INFO_HOB_REVISION 1
extern EFI_GUID gPchPcieStorageDetectHobGuid;
typedef enum {
RstLinkWidthX1 = 1,
RstLinkWidthX2 = 2,
RstLinkWidthX4 = 4
} RST_LINK_WIDTH;
//
// Stores information about connected PCIe storage devices used later by BIOS setup and RST remapping
//
#pragma pack(1)
typedef struct {
UINT8 Revision;
//
// Stores the number of root ports occupied by a connected storage device, values from RST_LINK_WIDTH are supported
//
UINT8 PcieStorageLinkWidth[PCH_MAX_PCIE_ROOT_PORTS];
//
// Programming interface value for a given device, 0x02 - NVMe or RAID, 0x1 - AHCI storage, 0x0 - no device connected
//
UINT8 PcieStorageProgrammingInterface[PCH_MAX_PCIE_ROOT_PORTS];
//
// Stores information about cycle router number under a given PCIe controller
//
UINT8 RstCycleRouterMap[PCH_MAX_PCIE_CONTROLLERS];
} PCIE_STORAGE_INFO_HOB;
#pragma pack()
#endif
|
