1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
|
/** @file
PCH PCIE root port library.
All function in this library is available for PEI, DXE, and SMM,
But do not support UEFI RUNTIME environment call.
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Base.h>
#include <Uefi/UefiBaseType.h>
#include <Library/IoLib.h>
#include <Library/DebugLib.h>
#include <Library/BaseLib.h>
#include <Library/MmPciLib.h>
#include <PchAccess.h>
#include <Library/PchInfoLib.h>
#include <Library/PchPcrLib.h>
#include <Library/PchPcieRpLib.h>
//
// For SKL PCH-LP, it supports three express port controllers:
// Controller 1:
// Port 1-4, Device 28, function 0-3
// Controller 2:
// Port 5-8, Device 28, function 4-7
// Controller 3:
// port 9-12, Device 29, function 0-3
// For SKL PCH-H, it supports five express port controllers:
// Controller 1:
// Port 1-4, Device 28, function 0-3
// Controller 2:
// Port 5-8, Device 28, function 4-7
// Controller 3:
// port 9-12, Device 29, function 0-3
// Controller 4:
// Port 13-16, Device 29, function 4-7
// Controller 5:
// port 17-20, Device 27, function 0-3
//
GLOBAL_REMOVE_IF_UNREFERENCED CONST PCH_PCIE_CONTROLLER_INFO mPchPcieControllerInfo[] = {
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_1, PID_SPA, 0 },
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_1, PID_SPB, 4 },
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_2, PID_SPC, 8 },
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_2, PID_SPD, 12 }, // SKL-H and KBL-H only
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_3, PID_SPE, 16 }, // SKL-H and KBL-H only
{ PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_3, PID_SPF, 20 } // KBL-H only
};
GLOBAL_REMOVE_IF_UNREFERENCED CONST UINT32 mPchPcieControllerInfoSize = sizeof (mPchPcieControllerInfo) / sizeof (mPchPcieControllerInfo[0]);
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mPchLpRstPcieStorageSupportedPort[] = {
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP1..RP4
RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, // RP5..RP8
RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3 // RP9..RP12
};
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mSklPchHRstPcieStorageSupportedPort[] = {
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP1..RP4
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP5..RP8
RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, // RP9..RP12
RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, // RP13..RP16
RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3 // RP17..RP20
};
GLOBAL_REMOVE_IF_UNREFERENCED UINT8 mKblPchHRstPcieStorageSupportedPort[] = {
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP1..RP4
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP5..RP8
RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, RST_PCIE_STORAGE_CR_1, // RP9..RP12
RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, RST_PCIE_STORAGE_CR_INVALID, // RP13..RP16
RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, RST_PCIE_STORAGE_CR_3, // RP17..RP20
RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2, RST_PCIE_STORAGE_CR_2 // RP21..RP24
};
/**
Get Pch Pcie Root Port Device and Function Number by Root Port physical Number
@param[in] RpNumber Root port physical number. (0-based)
@param[out] RpDev Return corresponding root port device number.
@param[out] RpFun Return corresponding root port function number.
@retval EFI_SUCCESS Root port device and function is retrieved
@retval EFI_INVALID_PARAMETER RpNumber is invalid
**/
EFI_STATUS
EFIAPI
GetPchPcieRpDevFun (
IN UINTN RpNumber,
OUT UINTN *RpDev,
OUT UINTN *RpFun
)
{
UINTN Index;
UINTN FuncIndex;
UINT32 PciePcd;
//
// if SKL PCH-LP, RpNumber must be < 12.
// if SKL PCH-H , RpNumber must be < 20.
// if KBL PCH-H , RpNumber must be < 24.
//
if (RpNumber >= GetPchMaxPciePortNum ()) {
DEBUG ((DEBUG_ERROR, "GetPchPcieRpDevFun invalid RpNumber %x", RpNumber));
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
Index = RpNumber / PCH_PCIE_CONTROLLER_PORTS;
FuncIndex = RpNumber - mPchPcieControllerInfo[Index].RpNumBase;
*RpDev = mPchPcieControllerInfo[Index].DevNum;
PchPcrRead32 (mPchPcieControllerInfo[Index].Pid, R_PCH_PCR_SPX_PCD, &PciePcd);
*RpFun = (PciePcd >> (FuncIndex * S_PCH_PCR_SPX_PCD_RP_FIELD)) & B_PCH_PCR_SPX_PCD_RP1FN;
return EFI_SUCCESS;
}
/**
Get Root Port physical Number by Pch Pcie Root Port Device and Function Number
@param[in] RpDev Root port device number.
@param[in] RpFun Root port function number.
@param[out] RpNumber Return corresponding physical Root Port index (0-based)
@retval EFI_SUCCESS Physical root port is retrieved
@retval EFI_INVALID_PARAMETER RpDev and/or RpFun are invalid
@retval EFI_UNSUPPORTED Root port device and function is not assigned to any physical root port
**/
EFI_STATUS
EFIAPI
GetPchPcieRpNumber (
IN UINTN RpDev,
IN UINTN RpFun,
OUT UINTN *RpNumber
)
{
UINTN Index;
UINTN FuncIndex;
UINT32 PciePcd;
UINT8 MaxPorts;
MaxPorts = GetPchMaxPciePortNum ();
if ( !((RpDev == PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_1) && (RpFun < 8) && (RpFun < MaxPorts)) &&
!((RpDev == PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_2) && (RpFun < 8) && (RpFun + 8 < MaxPorts)) &&
!((RpDev == PCI_DEVICE_NUMBER_PCH_PCIE_DEVICE_3) && (RpFun < 8) && (RpFun + 16 < MaxPorts)) ) {
DEBUG ((DEBUG_ERROR, "GetPchPcieRpNumber invalid RpDev %x RpFun %x", RpDev, RpFun));
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
for (Index = 0; Index < mPchPcieControllerInfoSize; Index++) {
if (mPchPcieControllerInfo[Index].DevNum == RpDev) {
PchPcrRead32 (mPchPcieControllerInfo[Index].Pid, R_PCH_PCR_SPX_PCD, &PciePcd);
for (FuncIndex = 0; FuncIndex < 4; FuncIndex ++) {
if (RpFun == ((PciePcd >> (FuncIndex * S_PCH_PCR_SPX_PCD_RP_FIELD)) & B_PCH_PCR_SPX_PCD_RP1FN)) {
break;
}
}
if (FuncIndex < 4) {
*RpNumber = mPchPcieControllerInfo[Index].RpNumBase + FuncIndex;
break;
}
}
}
if (Index >= mPchPcieControllerInfoSize) {
return EFI_UNSUPPORTED;
}
return EFI_SUCCESS;
}
/**
Gets base address of PCIe root port.
@param RpIndex Root Port Index (0 based)
@return PCIe port base address.
**/
UINTN
PchPcieBase (
IN UINT32 RpIndex
)
{
UINTN RpDevice;
UINTN RpFunction;
GetPchPcieRpDevFun (RpIndex, &RpDevice, &RpFunction);
return MmPciBase (DEFAULT_PCI_BUS_NUMBER_PCH, (UINT32) RpDevice, (UINT32) RpFunction);
}
/**
Determines whether L0s is supported on current stepping.
@return TRUE if L0s is supported, FALSE otherwise
**/
BOOLEAN
PchIsPcieL0sSupported (
VOID
)
{
if (GetPchGeneration () == SklPch) {
if (GetPchSeries () == PchLp) {
if (PchStepping () < PchLpC0) {
return FALSE;
}
} else {
if (PchStepping () < PchHD0) {
return FALSE;
}
}
}
return TRUE;
}
/**
Some early SKL PCH steppings require Native ASPM to be disabled due to hardware issues:
- RxL0s exit causes recovery
- Disabling PCIe L0s capability disables L1
Use this function to determine affected steppings.
@return TRUE if Native ASPM is supported, FALSE otherwise
**/
BOOLEAN
PchIsPcieNativeAspmSupported (
VOID
)
{
return PchIsPcieL0sSupported ();
}
/**
Check the RST PCIe Storage Cycle Router number according to the root port number and PCH type
@param[in] RootPortNum Root Port Number
@retval UINT32 The RST PCIe Storage Cycle Router Number
**/
UINT32
RstGetCycleRouterNumber (
IN UINT32 RootPortNum
)
{
PCH_SERIES PchSeries;
PchSeries = GetPchSeries ();
if (PchSeries == PchLp) {
if (RootPortNum < PCH_LP_PCIE_MAX_ROOT_PORTS) {
return mPchLpRstPcieStorageSupportedPort[RootPortNum];
}
} else {
if (GetPchGeneration () == KblPch) {
if (RootPortNum < KBL_PCH_H_PCIE_MAX_ROOT_PORTS) {
return mKblPchHRstPcieStorageSupportedPort[RootPortNum];
}
} else {
if (RootPortNum < SKL_PCH_H_PCIE_MAX_ROOT_PORTS) {
return mSklPchHRstPcieStorageSupportedPort[RootPortNum];
}
}
}
return RST_PCIE_STORAGE_CR_INVALID;
}
|