1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
|
/** @file
This file contains GPIO routines for RC usage
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Base.h>
#include <Uefi/UefiBaseType.h>
#include <Library/IoLib.h>
#include <Library/DebugLib.h>
#include <Library/BaseMemoryLib.h>
#include <PchAccess.h>
#include <Library/GpioLib.h>
#include <Library/GpioNativeLib.h>
#include <Library/GpioPrivateLib.h>
#include <Library/PchCycleDecodingLib.h>
#include <Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h>
/**
This procedure will get value of selected gpio register
@param[in] Group GPIO group number
@param[in] Offset GPIO register offset
@param[out] RegVal Value of gpio register
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER Invalid group or pad number
**/
EFI_STATUS
GpioGetReg (
IN GPIO_GROUP Group,
IN UINT32 Offset,
OUT UINT32 *RegVal
)
{
GPIO_GROUP_INFO *GpioGroupInfo;
UINTN GpioGroupInfoLength;
UINTN GroupIndex;
GroupIndex = GpioGetGroupIndexFromGroup (Group);
GpioGroupInfo = GpioGetGroupInfoTable (&GpioGroupInfoLength);
//
// Check if group argument exceeds GPIO GROUP INFO array
//
if ((UINTN) GroupIndex >= GpioGroupInfoLength) {
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
*RegVal = MmioRead32 (PCH_PCR_ADDRESS (GpioGroupInfo[GroupIndex].Community, Offset));
return EFI_SUCCESS;
}
/**
This procedure will set value of selected gpio register
@param[in] Group GPIO group number
@param[in] Offset GPIO register offset
@param[in] RegVal Value of gpio register
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER Invalid group or pad number
**/
EFI_STATUS
GpioSetReg (
IN GPIO_GROUP Group,
IN UINT32 Offset,
IN UINT32 RegVal
)
{
GPIO_GROUP_INFO *GpioGroupInfo;
UINTN GpioGroupInfoLength;
UINTN GroupIndex;
GroupIndex = GpioGetGroupIndexFromGroup (Group);
GpioGroupInfo = GpioGetGroupInfoTable (&GpioGroupInfoLength);
//
// Check if group argument exceeds GPIO GROUP INFO array
//
if ((UINTN) GroupIndex >= GpioGroupInfoLength) {
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
MmioWrite32 (PCH_PCR_ADDRESS (GpioGroupInfo[GroupIndex].Community, Offset), RegVal);
return EFI_SUCCESS;
}
/**
This procedure is used by PchSmiDispatcher and will return information
needed to register GPI SMI. Relation between Index and GpioPad number is:
Index = GpioGroup + 24 * GpioPad
@param[in] Index GPI SMI number
@param[out] GpioPin GPIO pin
@param[out] GpiSmiBitOffset GPI SMI bit position within GpiSmi Registers
@param[out] GpiSmiEnRegAddress Address of GPI SMI Enable register
@param[out] GpiSmiStsRegAddress Address of GPI SMI status register
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER Invalid group or pad number
**/
EFI_STATUS
GpioGetPadAndSmiRegs (
IN UINT32 Index,
OUT GPIO_PAD *GpioPin,
OUT UINT8 *GpiSmiBitOffset,
OUT UINT32 *GpiSmiEnRegAddress,
OUT UINT32 *GpiSmiStsRegAddress
)
{
UINT32 GroupIndex;
UINT32 PadNumber;
GPIO_GROUP_INFO *GpioGroupInfo;
GPIO_GROUP GpioGroupOffset;
UINTN GpioGroupInfoLength;
UINT32 SmiRegOffset;
GPIO_PAD_OWN PadOwnVal;
UINT32 HostOwnVal;
GpioGroupInfo = GpioGetGroupInfoTable (&GpioGroupInfoLength);
GpioGroupOffset = GpioGetLowestGroup ();
PadNumber = 0;
GroupIndex = 0;
for (GroupIndex = 0; GroupIndex < GpioGroupInfoLength; GroupIndex++) {
PadNumber = Index;
if (PadNumber < GpioGroupInfo[GroupIndex].PadPerGroup) {
//
// Found group and pad number
//
break;
}
Index = Index - GpioGroupInfo[GroupIndex].PadPerGroup;
}
//
// Check if legal pad number
//
if (PadNumber >= GpioGroupInfo[GroupIndex].PadPerGroup){
return EFI_INVALID_PARAMETER;
}
//
// Check if selected group has GPI SMI Enable and Status registers
//
if (GpioGroupInfo[GroupIndex].SmiEnOffset == NO_REGISTER_FOR_PROPERTY) {
return EFI_INVALID_PARAMETER;
}
DEBUG_CODE_BEGIN ();
//
// Check if selected GPIO Pad is not owned by CSME/ISH/IE
//
GpioGetPadOwnership (GpioGetGpioPadFromGroupAndPadNumber (GroupIndex + GpioGroupOffset, PadNumber), &PadOwnVal);
if (PadOwnVal != GpioPadOwnHost) {
DEBUG ((DEBUG_ERROR, "GPIO ERROR: Accessing pad not owned by host (Group=%d, Pad=%d)!\n",GroupIndex, PadNumber));
return EFI_INVALID_PARAMETER;
}
//
// Check if Host Software Pad Ownership is set to ACPI Mode
//
GpioGetHostSwOwnershipForPad (GpioGetGpioPadFromGroupAndPadNumber (GroupIndex + GpioGroupOffset, PadNumber), &HostOwnVal);
if (HostOwnVal != V_PCH_PCR_GPIO_HOSTSW_OWN_ACPI) {
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
DEBUG_CODE_END ();
*GpioPin = GpioGetGpioPadFromGroupAndPadNumber (GroupIndex + GpioGroupOffset, PadNumber);
*GpiSmiBitOffset = (UINT8)(PadNumber % 32);
SmiRegOffset = GpioGroupInfo[GroupIndex].SmiEnOffset + (PadNumber / 32) * 0x4;
*GpiSmiEnRegAddress = PCH_PCR_ADDRESS (GpioGroupInfo[GroupIndex].Community, SmiRegOffset);
SmiRegOffset = GpioGroupInfo[GroupIndex].SmiStsOffset + (PadNumber / 32) * 0x4;
*GpiSmiStsRegAddress = PCH_PCR_ADDRESS (GpioGroupInfo[GroupIndex].Community, SmiRegOffset);
return EFI_SUCCESS;
}
/**
This procedure will clear GPIO_UNLOCK_SMI_STS
@param[in] None
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER Invalid group or pad number
**/
EFI_STATUS
GpioClearUnlockSmiSts (
VOID
)
{
UINT16 AcpiBaseAddr;
PchAcpiBaseGet (&AcpiBaseAddr);
//
// GPIO_UNLOCK_SMI_STS is cleared by writing 1 to it. Other bits in
// R_PCH_SMI_STS registers are either RO or RW/1C so writing 0 to them
// will not change their state.
//
IoWrite32 (AcpiBaseAddr + R_PCH_SMI_STS, B_PCH_SMI_STS_GPIO_UNLOCK);
return EFI_SUCCESS;
}
/**
This procedure will set GPIO Driver IRQ number
@param[in] Irq Irq number
@retval EFI_SUCCESS The function completed successfully
@retval EFI_INVALID_PARAMETER Invalid IRQ number
**/
EFI_STATUS
GpioSetIrq (
IN UINT8 Irq
)
{
UINT32 Data32And;
UINT32 Data32Or;
//
// Check if Irq is 14 or 15
//
if ((Irq < 14) || (Irq > 15)) {
ASSERT (FALSE);
return EFI_INVALID_PARAMETER;
}
Data32And = (UINT32) ~(B_PCH_PCR_GPIO_MISCCFG_IRQ_ROUTE);
Data32Or = (UINT32) (Irq - 14) << N_PCH_PCR_GPIO_MISCCFG_IRQ_ROUTE;
//
// Program MISCCFG register for Community 0
//
MmioAndThenOr32 (
PCH_PCR_ADDRESS (PID_GPIOCOM0, R_PCH_PCR_GPIO_MISCCFG),
Data32And,
Data32Or
);
//
// Program MISCCFG register for Community 1
//
MmioAndThenOr32 (
PCH_PCR_ADDRESS (PID_GPIOCOM1, R_PCH_PCR_GPIO_MISCCFG),
Data32And,
Data32Or
);
//
// Program MISCCFG register for Community 2
//
MmioAndThenOr32 (
PCH_PCR_ADDRESS (PID_GPIOCOM2, R_PCH_PCR_GPIO_MISCCFG),
Data32And,
Data32Or
);
//
// Program MISCCFG register for Community 3
//
MmioAndThenOr32 (
PCH_PCR_ADDRESS (PID_GPIOCOM3, R_PCH_PCR_GPIO_MISCCFG),
Data32And,
Data32Or
);
return EFI_SUCCESS;
}
/**
This procedure will perform special handling of GPP_A_12 on PCH-LP.
@param[in] None
@retval None
**/
VOID
GpioA12SpecialHandling (
VOID
)
{
GPIO_PAD_OWN PadOwnVal;
//
// SKL PCH BWG 16.6. PCH-LP GPP_A_12 Special Handling
//
if (GetPchSeries () == PchLp) {
GpioGetPadOwnership (GPIO_SKL_LP_GPP_A12, &PadOwnVal);
//
// If the pad is host-own, BIOS has to always lock this pad after being initialized
//
if (PadOwnVal == GpioPadOwnHost) {
//
// Set PadCfgLock for GPP_A_12
//
GpioLockPadCfg (GPIO_SKL_LP_GPP_A12);
}
}
}
|