1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
/** @file
Initializes Serial IO Controllers.
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <PchInit.h>
#include <Library/PchSerialIoLib.h>
#include <Library/DevicePathLib.h>
typedef struct {
ACPI_HID_DEVICE_PATH RootPort;
ACPI_EXTENDED_HID_DEVICE_PATH AcpiDev;
CHAR8 HidString[8];
CHAR8 UidString;
CHAR8 CidString;
EFI_DEVICE_PATH_PROTOCOL End;
} SERIALIO_DEVICE_PATH;
#define gPciRootBridge {{ACPI_DEVICE_PATH, ACPI_DP, {(UINT8)(sizeof(ACPI_HID_DEVICE_PATH)), 0}}, EISA_PNP_ID (0x0A03), 0}
#define gAcpiDev {{ACPI_DEVICE_PATH,ACPI_EXTENDED_DP,{(UINT8)(sizeof(ACPI_EXTENDED_HID_DEVICE_PATH)+SERIALIO_TOTAL_ID_LENGTH),0}},0,0,0}
#define gEndEntire {END_DEVICE_PATH_TYPE,END_ENTIRE_DEVICE_PATH_SUBTYPE,{END_DEVICE_PATH_LENGTH,0}}
GLOBAL_REMOVE_IF_UNREFERENCED SERIALIO_DEVICE_PATH gSerialIoPath = {
gPciRootBridge,
gAcpiDev,
"\0\0\0\0\0\0\0",
'\0',
'\0',
gEndEntire
};
/**
Mark memory used by SerialIo devices in ACPI mode as allocated
@retval EFI_SUCCESS The function completed successfully
**/
EFI_STATUS
AllocateSerialIoMemory (
VOID
)
{
PCH_SERIAL_IO_CONTROLLER i;
UINT8 BarNumber;
UINTN Bar;
EFI_STATUS Status;
for (i=0; i<PchSerialIoIndexMax; i++) {
if (mPchConfigHob->SerialIo.DevMode[i] == PchSerialIoAcpiHidden ||
mPchConfigHob->SerialIo.DevMode[i] == PchSerialIoLegacyUart ||
mPchConfigHob->SerialIo.DevMode[i] == PchSerialIoAcpi) {
for (BarNumber = 0; BarNumber<=1; BarNumber++) {
Bar = FindSerialIoBar (i,BarNumber);
Status = gDS->AddMemorySpace (
EfiGcdMemoryTypeReserved,
Bar,
V_PCH_SERIAL_IO_BAR_SIZE,
0
);
ASSERT_EFI_ERROR (Status);
if (EFI_ERROR (Status)) {
return Status;
}
Status = gDS->AllocateMemorySpace (
EfiGcdAllocateAddress,
EfiGcdMemoryTypeReserved,
N_PCH_SERIAL_IO_BAR_ALIGNMENT,
V_PCH_SERIAL_IO_BAR_SIZE,
&Bar,
mImageHandle,
NULL
);
ASSERT_EFI_ERROR (Status);
if (EFI_ERROR (Status)) {
return Status;
}
}
}
}
return EFI_SUCCESS;
}
VOID
CreateSerialIoHandles (
VOID
)
{
EFI_HANDLE NewHandle;
EFI_DEVICE_PATH_PROTOCOL *NewPath;
EFI_STATUS Status;
UINT32 Controller;
for (Controller = 0; Controller < PchSerialIoIndexMax; Controller++) {
if (mPchConfigHob->SerialIo.DevMode[Controller] == PchSerialIoAcpi) {
NewHandle = NULL;
CopyMem (gSerialIoPath.HidString, GetSerialIoAcpiHID (Controller), SERIALIO_HID_LENGTH);
NewPath = DuplicateDevicePath ((EFI_DEVICE_PATH_PROTOCOL*)&gSerialIoPath);
Status = gBS->InstallMultipleProtocolInterfaces (
&NewHandle,
&gEfiDevicePathProtocolGuid,
NewPath,
NULL );
}
}
}
|
