1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
|
/** @file
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#define ROOTPORT_READ 0
#define ROOTPORT_WRITE 1
#define ENDPOINT_READ 2
#define ENDPOINT_WRITE 3
//
// SDSM is Device Specific Method supporting AHCI DEVSLP
// It is not guaranteed to be available on every boot
//
// move one level up to Pch.asl
Method(_DSM,4,serialized){
if(PCIC(Arg0)) { return(PCID(Arg0,Arg1,Arg2,Arg3)) };
if(CondRefOf(\_SB.PC00.SAT0.SDSM)) { return (\_SB.PC00.SAT0.SDSM(Arg0,Arg1,Arg2,Arg3)) };
return(0)
}
Device(PRT0)
{
Name(_ADR,0x0000FFFF) // Port 0
}
Device(PRT1)
{
Name(_ADR,0x0001FFFF) // Port 1
}
Device(PRT2)
{
Name(_ADR,0x0002FFFF) // Port 2
}
Device(PRT3)
{
Name(_ADR,0x0003FFFF) // Port 3
}
Device(PRT4)
{
Name(_ADR,0x0004FFFF) // Port 4
}
Device(PRT5)
{
Name(_ADR,0x0005FFFF) // Port 5
}
//
// Method to perform RST PCIe Storage Remapping read or write access to the remapped device / hidden root port configuration space
// This method takes 5 parameters as below:
// Arg0 - RST PCIe Storage Cycle Router#
// Arg1 - PCI Offset
// Arg2 - WriteData (AndMask)
// Arg3 - WriteData (OrMask)
// Arg4 - Access Methods: ROOTPORT_READ, ROOTPORT_WRITE, ENDPOINT_READ, ENDPOINT_WRITE
//
Method(RDCA, 5, Serialized)
{
//
// Operation Region for Sata Extended Config Space for Hidden Root Port Access
//
OperationRegion(RPAL, SystemMemory, Add(\_SB.PC00.GPCB(), Add(0xB8100,Arg1)), 0x4)
Field(RPAL,DWordAcc,Lock,Preserve)
{
RPCD, 32,
}
//
// Operation Region for Endpoint Index-Data Pair for Remapped Device Access
//
OperationRegion(EPAC, SystemMemory, Add(\_SB.PC00.GPCB(),0xB8308), 0x8)
Field(EPAC,DWordAcc,Lock,Preserve)
{
CAIR, 32,
CADR, 32,
}
//
// Operation Region for RST PCIe Storage Cycle Router Global configuration registers
//
OperationRegion(NCRG, SystemMemory, Add(\_SB.PC00.GPCB(),0xB8FC0), 0x4)
Field(NCRG,DWordAcc,Lock,Preserve)
{
CRGC, 32,
}
If (LGreater(Arg0, 2)) // Return if RST PCIe Storage Cycle Router# is invalid
{
Return(0)
}
Else // Set RST PCIe Storage Cycle Router Accessibility based on Arg0 - RST PCIe Storage Cycle Router#
{
Store(Arg0,CRGC)
}
Switch(ToInteger(Arg4))
{
Case(ROOTPORT_READ) // Read access to the Hidden Root Port
{
Return(RPCD)
}
Case(ENDPOINT_READ) // Read access to the Remapped Device
{
Store(Arg1,CAIR)
Return(CADR)
}
Case(ROOTPORT_WRITE) // Write access to the Hidden Root Port
{
And(Arg2,RPCD,Local0)
Or(Arg3,Local0,Local0)
Store(Local0,RPCD)
}
Case(ENDPOINT_WRITE) // Write access to the Remapped Device
{
Store(Arg1,CAIR)
And(Arg2,CADR,Local0)
Or(Arg3,Local0,Local0)
Store(Local0,CADR)
}
Default
{
Return(0)
}
}
//Fix warning: not all control paths return a value
Return(0)
}
Method(RPD0, 1, Serialized) // Put Hidden Root Port into D0 state
{
RDCA(Arg0,0xA4,0xFFFFFFFC,0x0,ROOTPORT_WRITE)
}
Method(RPD3, 1, Serialized) // Put Hidden Root Port into D3 state
{
RDCA(Arg0,0xA4,0xFFFFFFFC,0x3,ROOTPORT_WRITE)
}
Device(NVM1)
{
Name(_ADR,0x00C1FFFF)
Include("PchRstPcieStorage.asl")
Method(_INI)
{
Store (NIT1, NITV)
Store (NPM1, NPMV)
Store (NPC1, NPCV)
Store (NL11, NL1V)
Store (ND21, ND2V)
Store (ND11, ND1V)
Store (NLR1, NLRV)
Store (NLD1, NLDV)
Store (NEA1, NEAV)
Store (NEB1, NEBV)
Store (NEC1, NECV)
Store (NRA1, NRAV)
Store (NMB1, NMBV)
Store (NMV1, NMVV)
Store (NPB1, NPBV)
Store (NPV1, NPVV)
Store (0, NCRN)
}
}
Device(NVM2)
{
Name(_ADR,0x00C2FFFF)
Include("PchRstPcieStorage.asl")
Method(_INI)
{
Store (NIT2, NITV)
Store (NPM2, NPMV)
Store (NPC2, NPCV)
Store (NL12, NL1V)
Store (ND22, ND2V)
Store (ND12, ND1V)
Store (NLR2, NLRV)
Store (NLD2, NLDV)
Store (NEA2, NEAV)
Store (NEB2, NEBV)
Store (NEC2, NECV)
Store (NRA2, NRAV)
Store (NMB2, NMBV)
Store (NMV2, NMVV)
Store (NPB2, NPBV)
Store (NPV2, NPVV)
Store (1, NCRN)
}
}
Device(NVM3)
{
Name(_ADR,0x00C3FFFF)
Include("PchRstPcieStorage.asl")
Method(_INI)
{
Store (NIT3, NITV)
Store (NPM3, NPMV)
Store (NPC3, NPCV)
Store (NL13, NL1V)
Store (ND23, ND2V)
Store (ND13, ND1V)
Store (NLR3, NLRV)
Store (NLD3, NLDV)
Store (NEA3, NEAV)
Store (NEB3, NEBV)
Store (NEC3, NECV)
Store (NRA3, NRAV)
Store (NMB3, NMBV)
Store (NMV3, NMVV)
Store (NPB3, NPBV)
Store (NPV3, NPVV)
Store (2, NCRN)
}
}
|
