blob: ee011d84c4fd2936c6ec03fdfe4512e133296851 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/** @file
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _PCH_REGS_ISH_H_
#define _PCH_REGS_ISH_H_
//
// ISH Controller Registers (D19:F0)
//
// PCI Configuration Space Registers
#define PCI_DEVICE_NUMBER_PCH_ISH 19
#define PCI_FUNCTION_NUMBER_PCH_ISH 0
#define V_PCH_ISH_VENDOR_ID V_PCH_INTEL_VENDOR_ID
#define V_PCH_H_ISH_DEVICE_ID 0xA135
#define V_PCH_LP_ISH_DEVICE_ID 0x9D35
#define R_PCH_ISH_BAR0_LOW 0x10
#define R_PCH_ISH_BAR0_HIGH 0x14
#define V_PCH_ISH_BAR0_SIZE 0x100000
#define N_PCH_ISH_BAR0_ALIGNMENT 20
#define R_PCH_ISH_BAR1_LOW 0x18
#define R_PCH_ISH_BAR1_HIGH 0x1C
#define V_PCH_ISH_BAR1_SIZE 0x1000
#define N_PCH_ISH_BAR1_ALIGNMENT 12
//
// ISH Private Configuration Space Registers (IOSF2OCP)
// (PID:ISH)
//
#define R_PCH_PCR_ISH_PMCTL 0x1D0 ///< Power Management
#define R_PCH_PCR_ISH_PCICFGCTRL 0x200 ///< PCI Configuration Control
#define B_PCH_PCR_ISH_PCICFGCTR_PCI_IRQ 0x0FF00000 ///< PCI IRQ number
#define N_PCH_PCR_ISH_PCICFGCTR_PCI_IRQ 20
#define B_PCH_PCR_ISH_PCICFGCTR_ACPI_IRQ 0x000FF000 ///< ACPI IRQ number
#define N_PCH_PCR_ISH_PCICFGCTR_ACPI_IRQ 12
#define B_PCH_PCR_ISH_PCICFGCTR_IPIN1 (BIT11 | BIT10 | BIT9 | BIT8) ///< Interrupt Pin
#define N_PCH_PCR_ISH_PCICFGCTR_IPIN1 8
#define B_PCH_PCR_ISH_PCICFGCTRL_BAR1DIS BIT7 ///< BAR1 Disable
//
// Number of pins used by ISH controllers
//
#define PCH_ISH_PINS_PER_I2C_CONTROLLER 2
#define PCH_ISH_PINS_PER_UART_CONTROLLER 4
#define PCH_ISH_PINS_PER_SPI_CONTROLLER 4
#endif
|
