1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
|
/** @file
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Base.h>
#include <Uefi/UefiBaseType.h>
#include <Library/IoLib.h>
#include <Library/DebugLib.h>
#include <Library/BaseLib.h>
#include <Library/MmPciBaseLib.h>
#include <Library/PchPmcLib.h>
#include <PchAccess.h>
#include <Library/PchInfoLib.h>
#include <Library/PchPcrLib.h>
#include <Library/PchCycleDecodingLib.h>
#include <PiPei.h>
#include <Ppi/Spi.h>
#include <Library/PeiServicesLib.h>
extern EFI_GUID gPeiSpiPpiGuid;
/**
Check whether GbE region is valid
Check SPI region directly since GbE might be disabled in SW.
@retval TRUE Gbe Region is valid
@retval FALSE Gbe Region is invalid
**/
BOOLEAN
PchIsGbeRegionValid (
VOID
)
{
UINT32 SpiBar;
SpiBar = MmioRead32 (MmPciBase (
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_SPI,
PCI_FUNCTION_NUMBER_PCH_SPI)
+ R_PCH_SPI_BAR0) & ~B_PCH_SPI_BAR0_MASK;
ASSERT (SpiBar != 0);
if (MmioRead32 (SpiBar + R_PCH_SPI_FREG3_GBE) != B_PCH_SPI_FREGX_BASE_MASK) {
return TRUE;
}
return FALSE;
}
/**
Returns GbE over PCIe port number based on a soft strap.
@return Root port number (1-based)
@retval 0 GbE over PCIe disabled
**/
UINT32
PchGetGbePortNumber (
VOID
)
{
UINT32 GbePortSel;
UINT32 PcieStrapFuse;
PchPcrRead32 (PID_FIAWM26, R_PCH_PCR_FIA_STRPFUSECFG1_REG_BASE, &PcieStrapFuse);
if ((PcieStrapFuse & B_PCH_PCR_FIA_STRPFUSECFG1_GBE_PCIE_PEN) == 0) {
return 0; // GbE disabled
}
GbePortSel = (PcieStrapFuse & B_PCH_PCR_FIA_STRPFUSECFG1_GBE_PCIEPORTSEL) >> N_PCH_PCR_FIA_STRPFUSECFG1_GBE_PCIEPORTSEL;
switch (GbePortSel) {
case 0: return 3 + 1;
case 1: return 4 + 1;
case 2: return 5 + 1;
case 3: return 8 + 1;
case 4: return 11 + 1;
}
DEBUG((DEBUG_ERROR, "Invalid GbE port\n"));
ASSERT (FALSE);
return 0;
}
/**
Check whether LAN controller is enabled in the platform.
@retval TRUE GbE is enabled
@retval FALSE GbE is disabled
**/
BOOLEAN
PchIsGbePresent (
VOID
)
{
UINT32 SoftstrapVal;
EFI_SPI_PROTOCOL *SpiProtocol = NULL;
EFI_STATUS Status;
UINTN GbePciBase;
if (PchIsDwrFlow() == TRUE) {
return FALSE;
}
GbePciBase = MmPciBase (
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_LAN,
PCI_FUNCTION_NUMBER_PCH_LAN
);
//
// Check GBE disable strap
//
Status = PeiServicesLocatePpi (
&gPeiSpiPpiGuid,
0,
NULL,
(VOID **) &SpiProtocol
);
ASSERT_EFI_ERROR (Status);
Status = SpiProtocol->ReadPchSoftStrap(SpiProtocol, 0x1DC, 4, &SoftstrapVal);
if (!EFI_ERROR(Status)) {
if ((SoftstrapVal & BIT14) == BIT14) {
return FALSE;
}
}
//
// Check FIA strap/fuse
//
if (PchGetGbePortNumber () == 0) {
return FALSE;
}
//
// Check GbE NVM
//
if (PchIsGbeRegionValid () == FALSE) {
return FALSE;
}
if (MmioRead32 (GbePciBase) == 0xFFFFFFFF) {
return FALSE;
}
return TRUE;
}
/**
Check whether LAN controller is enabled in the platform.
@deprecated Use PchIsGbePresent instead.
@retval TRUE GbE is enabled
@retval FALSE GbE is disabled
**/
BOOLEAN
PchIsGbeAvailable (
VOID
)
{
return PchIsGbePresent ();
}
|
