blob: 9796cb05614e5f543cd1d6072a47d4b4acbf5442 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
|
/** @file
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Base.h>
#include <Uefi/UefiBaseType.h>
#include <Library/IoLib.h>
#include <Library/DebugLib.h>
#include <Library/BaseLib.h>
#include <Library/MmPciBaseLib.h>
#include <PchAccess.h>
#include <Library/PchCycleDecodingLib.h>
#include <Library/PchPmcLib.h>
/**
Query PCH to determine the Pm Status
NOTE:
It's matter when did platform code use this library, since some status could be cleared by write one clear.
Therefore this funciton is not always return the same result in one boot.
It's suggested that platform code read this status in the beginning of post.
For the ColdBoot case, this function only returns one case of the cold boot. Some cold boot case might
depends on the power cycle scenario and should check with different condtion.
@param[in] PmStatus - The Pch Pm Status to be probed
@retval Return TRUE if Status querried is Valid or FALSE if otherwise
**/
BOOLEAN
GetPchPmStatus (
PCH_PM_STATUS PmStatus
)
{
UINTN PmcRegBase;
UINT32 PchPwrmBase;
UINT32 PmConA;
UINT32 PmConB;
UINT32 GblRst0;
PmcRegBase = MmPciBase (
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_PMC,
PCI_FUNCTION_NUMBER_PCH_PMC
);
PchPwrmBaseGet (&PchPwrmBase);
PmConA = MmioRead32 (PmcRegBase + R_PCH_PMC_GEN_PMCON_A);
PmConB = MmioRead32 (PmcRegBase + R_PCH_PMC_GEN_PMCON_B);
GblRst0 = MmioRead32 (PchPwrmBase + R_PCH_PWRM_124);
switch(PmStatus){
case PchWarmBoot:
if (PmConA & B_PCH_PMC_GEN_PMCON_A_MEM_SR) {
return TRUE;
}
break;
case PwrFlr:
if (PmConB & B_PCH_PMC_GEN_PMCON_B_PWR_FLR) {
return TRUE;
}
break;
case PwrFlrSys:
if (GblRst0 & BIT12) {
return TRUE;
}
break;
case PwrFlrPch:
if (GblRst0 & BIT11) {
return TRUE;
}
break;
case PchColdBoot:
///
/// Check following conditions for cold boot.
///
if ((GblRst0 & BIT11) && // PCHPWR_FLR
(GblRst0 & BIT12) && // SYSPWR_FLR
(!(PmConA & B_PCH_PMC_GEN_PMCON_A_MEM_SR))) {
return TRUE;
}
break;
default:
break;
}
return FALSE;
}
/**
Funtion to check if Battery lost or CMOS cleared.
@reval TRUE Battery is always present.
@reval FALSE CMOS is cleared.
**/
BOOLEAN
EFIAPI
PchIsRtcBatteryGood (
VOID
)
{
UINTN Data;
UINTN PmcBaseAddress;
//
// Check if the CMOS battery is present
// Checks RTC_PWR_STS bit in the GEN_PMCON_3 register
//
PmcBaseAddress = MmPciBase (
DEFAULT_PCI_BUS_NUMBER_PCH,
PCI_DEVICE_NUMBER_PCH_PMC,
PCI_FUNCTION_NUMBER_PCH_PMC
);
Data = MmioRead32 (PmcBaseAddress + R_PCH_PMC_GEN_PMCON_B);
if ((Data & B_PCH_PMC_GEN_PMCON_B_RTC_PWR_STS) == 0) {
return TRUE;
}
return FALSE;
}
/**
Funtion to check if DWR occurs
@reval TRUE DWR occurs
@reval FALSE Normal boot flow
**/
BOOLEAN
EFIAPI
PchIsDwrFlow (
VOID
)
{
EFI_STATUS Status;
UINT32 PchPwrmBase;
Status = PchPwrmBaseGet (&PchPwrmBase);
ASSERT (PchPwrmBase != 0);
if ((PchPwrmBase != 0) &&
(MmioRead32 (PchPwrmBase + R_PCH_PWRM_HPR_CAUSE0) & B_PCH_PWRM_HPR_CAUSE0_GBL_TO_HOST)) {
return TRUE;
} else {
return FALSE;
}
}
|
