diff options
author | Ali Saidi <saidi@eecs.umich.edu> | 2007-08-10 16:14:01 -0400 |
---|---|---|
committer | Ali Saidi <saidi@eecs.umich.edu> | 2007-08-10 16:14:01 -0400 |
commit | 06a9f58c68b621f082d39299bdb01f59ef68ef0e (patch) | |
tree | 51d9b7982e124d9acccdd8e8fdd8cecf96c0f83f /configs/common/Caches.py | |
parent | 5c38668ed68fae7ed18571571d7855b541c4b039 (diff) | |
download | gem5-06a9f58c68b621f082d39299bdb01f59ef68ef0e.tar.xz |
DMA: Add IOCache and fix bus bridge to optionally only send requests one
way so a cache can handle partial block requests for i/o devices.
--HG--
extra : convert_revision : a68b5ae826731bc87ed93eb7ef326a2393053964
Diffstat (limited to 'configs/common/Caches.py')
-rw-r--r-- | configs/common/Caches.py | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/configs/common/Caches.py b/configs/common/Caches.py index 43a1c6378..f1ea957b5 100644 --- a/configs/common/Caches.py +++ b/configs/common/Caches.py @@ -43,3 +43,10 @@ class L2Cache(BaseCache): mshrs = 20 tgts_per_mshr = 12 +class IOCache(BaseCache): + assoc = 8 + block_size = 64 + latency = '10ns' + mshrs = 20 + size = '1kB' + tgts_per_mshr = 12 |