diff options
author | Iru Cai <mytbk920423@gmail.com> | 2019-05-12 14:34:21 +0800 |
---|---|---|
committer | Iru Cai <mytbk920423@gmail.com> | 2019-05-12 14:34:21 +0800 |
commit | b0e609d5cf6961bb9b3f12065659e1c42c13ef06 (patch) | |
tree | d03553831a09a99902b8cf1f631f4e684f433425 /src/cpu/o3/lsq_impl.hh | |
parent | 2b62fec3590024a7ce82ef5d4647397d37ed37eb (diff) | |
download | gem5-b0e609d5cf6961bb9b3f12065659e1c42c13ef06.tar.xz |
only spec load when hit
Diffstat (limited to 'src/cpu/o3/lsq_impl.hh')
-rw-r--r-- | src/cpu/o3/lsq_impl.hh | 23 |
1 files changed, 0 insertions, 23 deletions
diff --git a/src/cpu/o3/lsq_impl.hh b/src/cpu/o3/lsq_impl.hh index 24066cd4b..b6742070e 100644 --- a/src/cpu/o3/lsq_impl.hh +++ b/src/cpu/o3/lsq_impl.hh @@ -294,29 +294,6 @@ LSQ<Impl>::writebackStores() // [mengjia] template<class Impl> -int -LSQ<Impl>::exposeLoads() -{ - list<ThreadID>::iterator threads = activeThreads->begin(); - list<ThreadID>::iterator end = activeThreads->end(); - - int exposedLoads = 0; - while (threads != end) { - ThreadID tid = *threads++; - - if (numLoadsToVLD(tid) > 0) { - DPRINTF(Writeback,"[tid:%i] Validate loads. %i loads " - "available for Validate.\n", tid, numLoadsToVLD(tid)); - } - - exposedLoads += thread[tid].exposeLoads(); - } - return exposedLoads; -} - - -// [mengjia] -template<class Impl> void LSQ<Impl>::updateVisibleState() { |