diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2007-03-21 14:31:48 -0500 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2007-03-21 14:31:48 -0500 |
commit | bf8b2e12eaa75afddb0de085ece8a3bdf26f6aab (patch) | |
tree | 611d759fee4a74476cdcca91e7dea2d71d4457c7 /tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini | |
parent | 390b868c8742a0264a31dccc6aca35a47ea8ddee (diff) | |
download | gem5-bf8b2e12eaa75afddb0de085ece8a3bdf26f6aab.tar.xz |
Add a s SPARC_SE gzip regression
--HG--
extra : convert_revision : 5d75c9ad6e4599ce9b1afc176eaafab03bed43f0
Diffstat (limited to 'tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini')
-rw-r--r-- | tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini | 64 |
1 files changed, 64 insertions, 0 deletions
diff --git a/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini new file mode 100644 index 000000000..1cf7e8a9b --- /dev/null +++ b/tests/long/00.gzip/ref/sparc/linux/simple-atomic/config.ini @@ -0,0 +1,64 @@ +[root] +type=Root +children=system +dummy=0 + +[system] +type=System +children=cpu membus physmem +mem_mode=atomic +physmem=system.physmem + +[system.cpu] +type=AtomicSimpleCPU +children=workload +clock=1 +cpu_id=0 +defer_registration=false +function_trace=false +function_trace_start=0 +max_insts_all_threads=0 +max_insts_any_thread=0 +max_loads_all_threads=0 +max_loads_any_thread=0 +phase=0 +progress_interval=0 +simulate_stalls=false +system=system +width=1 +workload=system.cpu.workload +dcache_port=system.membus.port[2] +icache_port=system.membus.port[1] + +[system.cpu.workload] +type=LiveProcess +cmd=gzip input.log 1 +cwd=build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/simple-atomic +egid=100 +env= +euid=100 +executable=/dist/m5/cpu2000/binaries/sparc/linux/gzip +gid=100 +input=cin +output=cout +pid=100 +ppid=99 +system=system +uid=100 + +[system.membus] +type=Bus +bus_id=0 +clock=1000 +responder_set=false +width=64 +port=system.physmem.port system.cpu.icache_port system.cpu.dcache_port + +[system.physmem] +type=PhysicalMemory +file= +latency=1 +range=0:134217727 +zero=false +port=system.membus.port[0] + |