diff options
author | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-15 14:04:05 -0600 |
---|---|---|
committer | Ali Saidi <Ali.Saidi@ARM.com> | 2010-11-15 14:04:05 -0600 |
commit | 371110fb0a8b5c687682c8ce1e1445eee1d3a7bc (patch) | |
tree | 9610ca973c18ed1270fba72f8040c8edf140d62d /tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr | |
parent | 005892719047c3b4b383d9aeeeb481039518f661 (diff) | |
download | gem5-371110fb0a8b5c687682c8ce1e1445eee1d3a7bc.tar.xz |
Regressions: Update regressions for SIMD opclass changes
Diffstat (limited to 'tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr')
-rwxr-xr-x | tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr index 67f69f09d..0659d557a 100755 --- a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr +++ b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simerr @@ -1,5 +1,7 @@ warn: Sockets disabled, not accepting gdb connections For more information see: http://www.m5sim.org/warn/d946bea6 +warn: Prefetch instrutions is Alpha do not do anything +For more information see: http://www.m5sim.org/warn/3e0eccba warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...) For more information see: http://www.m5sim.org/warn/5c5b547f hack: be nice to actually delete the event here |