summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2011-09-13 12:58:09 -0400
committerAli Saidi <saidi@eecs.umich.edu>2011-09-13 12:58:09 -0400
commit28a2236ec18e3d5a82d6f7caffbf8285aec48b38 (patch)
treebfd2d8d78733f95b30e9f671229ce2f0f55f4d94 /tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
parent649c239ceef2d107fae253b1008c6f214f242d73 (diff)
downloadgem5-28a2236ec18e3d5a82d6f7caffbf8285aec48b38.tar.xz
O3: Update stats for new ordering fix.
Diffstat (limited to 'tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout')
-rwxr-xr-xtests/quick/00.hello/ref/alpha/tru64/o3-timing/simout6
1 files changed, 3 insertions, 3 deletions
diff --git a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
index b62422ecd..f41676f5c 100755
--- a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
+++ b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jul 15 2011 17:43:54
-gem5 started Jul 15 2011 20:04:15
-gem5 executing on u200439-lin.austin.arm.com
+gem5 compiled Aug 20 2011 15:52:45
+gem5 started Aug 20 2011 15:52:55
+gem5 executing on zizzer
command line: build/ALPHA_SE/gem5.opt -d build/ALPHA_SE/tests/opt/quick/00.hello/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/quick/00.hello/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...