diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-06-25 00:32:04 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-06-25 00:32:04 -0500 |
commit | a1e18270a1e9d35f2300c8fd14a2024873bb2cb7 (patch) | |
tree | c2bd9801fe6b6944ba16cd9f9e582864e65ed46f /tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats | |
parent | d8ed1d1a2c507590cf66af8c5a5dd3c5318814ca (diff) | |
download | gem5-a1e18270a1e9d35f2300c8fd14a2024873bb2cb7.tar.xz |
stats: updates due to changes to stat collection in ruby
Diffstat (limited to 'tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats')
-rw-r--r-- | tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats | 51 |
1 files changed, 20 insertions, 31 deletions
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats index b47558017..7a3a4efa4 100644 --- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats +++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/ruby.stats @@ -1,4 +1,4 @@ -Real time: Jun/08/2013 14:14:03 +Real time: Jun/24/2013 18:16:08 Profiler Stats -------------- @@ -7,18 +7,18 @@ Elapsed_time_in_minutes: 0.0166667 Elapsed_time_in_hours: 0.000277778 Elapsed_time_in_days: 1.15741e-05 -Virtual_time_in_seconds: 0.8 -Virtual_time_in_minutes: 0.0133333 -Virtual_time_in_hours: 0.000222222 -Virtual_time_in_days: 9.25926e-06 +Virtual_time_in_seconds: 0.99 +Virtual_time_in_minutes: 0.0165 +Virtual_time_in_hours: 0.000275 +Virtual_time_in_days: 1.14583e-05 Ruby_current_time: 327361 Ruby_start_time: 0 Ruby_cycles: 327361 -mbytes_resident: 52.7734 -mbytes_total: 140.672 -resident_ratio: 0.375208 +mbytes_resident: 53.7812 +mbytes_total: 148.543 +resident_ratio: 0.362111 Busy Controller Counts: L1Cache-0:0 @@ -32,29 +32,18 @@ sequencer_requests_outstanding: [binsize: 1 max: 16 count: 1000 average: 15.813 All Non-Zero Cycle Demand Cache Accesses ---------------------------------------- -miss_latency: [binsize: 256 max: 29443 count: 985 average: 5192.16 | standard deviation: 6963.1 | 87 60 110 125 61 65 49 33 25 27 15 9 12 7 6 4 7 4 3 3 6 3 1 2 2 1 1 2 2 3 2 1 5 3 3 1 0 2 2 1 1 3 4 0 2 2 3 1 7 7 6 5 10 4 8 5 5 4 4 7 4 4 4 7 6 5 2 3 6 3 2 13 4 9 4 2 10 10 2 4 3 6 2 3 1 5 3 0 3 0 0 1 1 0 0 0 0 2 0 1 0 1 2 0 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_LD: [binsize: 256 max: 28069 count: 44 average: 5510.7 | standard deviation: 7880.58 | 8 3 5 7 2 1 1 0 0 0 0 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 1 0 2 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_ST: [binsize: 256 max: 29443 count: 885 average: 5462.28 | standard deviation: 7040.78 | 75 48 81 101 58 63 48 33 25 27 15 6 11 6 6 4 7 4 3 3 6 3 1 2 2 1 1 2 2 3 2 1 5 3 3 1 0 2 2 1 1 2 4 0 2 2 3 1 6 7 6 4 10 4 8 5 5 4 4 7 4 4 4 5 6 4 2 3 6 3 2 12 4 7 4 2 9 10 2 4 3 6 2 3 1 4 3 0 3 0 0 1 1 0 0 0 0 2 0 1 0 1 2 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_IFETCH: [binsize: 8 max: 1463 count: 56 average: 672.982 | standard deviation: 260.615 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0 0 0 1 0 1 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 3 1 0 1 0 0 0 0 0 0 1 1 1 0 2 0 0 0 0 2 2 0 0 1 0 0 3 2 2 1 0 0 0 1 1 0 0 0 1 1 2 0 2 0 0 0 0 0 0 1 0 0 2 1 0 0 0 0 1 0 1 0 0 0 0 4 0 0 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 ] -miss_latency_NULL: [binsize: 256 max: 29443 count: 985 average: 5192.16 | standard deviation: 6963.1 | 87 60 110 125 61 65 49 33 25 27 15 9 12 7 6 4 7 4 3 3 6 3 1 2 2 1 1 2 2 3 2 1 5 3 3 1 0 2 2 1 1 3 4 0 2 2 3 1 7 7 6 5 10 4 8 5 5 4 4 7 4 4 4 7 6 5 2 3 6 3 2 13 4 9 4 2 10 10 2 4 3 6 2 3 1 5 3 0 3 0 0 1 1 0 0 0 0 2 0 1 0 1 2 0 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_wCC_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_wCC_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_wCC_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_wCC_first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -imcomplete_wCC_Times: 0 -miss_latency_dir_issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_dir_initial_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_dir_forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -miss_latency_dir_first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -imcomplete_dir_Times: 0 -miss_latency_LD_NULL: [binsize: 256 max: 28069 count: 44 average: 5510.7 | standard deviation: 7880.58 | 8 3 5 7 2 1 1 0 0 0 0 3 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 1 0 2 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_ST_NULL: [binsize: 256 max: 29443 count: 885 average: 5462.28 | standard deviation: 7040.78 | 75 48 81 101 58 63 48 33 25 27 15 6 11 6 6 4 7 4 3 3 6 3 1 2 2 1 1 2 2 3 2 1 5 3 3 1 0 2 2 1 1 2 4 0 2 2 3 1 6 7 6 4 10 4 8 5 5 4 4 7 4 4 4 5 6 4 2 3 6 3 2 12 4 7 4 2 9 10 2 4 3 6 2 3 1 4 3 0 3 0 0 1 1 0 0 0 0 2 0 1 0 1 2 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ] -miss_latency_IFETCH_NULL: [binsize: 8 max: 1463 count: 56 average: 672.982 | standard deviation: 260.615 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0 0 0 1 0 1 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 3 1 0 1 0 0 0 0 0 0 1 1 1 0 2 0 0 0 0 2 2 0 0 1 0 0 3 2 2 1 0 0 0 1 1 0 0 0 1 1 2 0 2 0 0 0 0 0 0 1 0 0 2 1 0 0 0 0 1 0 1 0 0 0 0 4 0 0 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 ] - -All Non-Zero Cycle SW Prefetch Requests ------------------------------------- -prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] -prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ] +latency: [binsize: 2048 max: 29443 count: 985 average: 5192.16 | standard deviation: 6963.1 | 590 105 29 14 17 16 52 39 40 45 23 5 6 3 1 ] +latency: LD: [binsize: 2048 max: 28069 count: 44 average: 5510.7 | standard deviation: 7880.58 | 27 5 0 0 0 1 2 2 2 3 1 0 0 1 ] +latency: ST: [binsize: 2048 max: 29443 count: 885 average: 5462.28 | standard deviation: 7040.78 | 507 100 29 14 17 15 50 37 38 42 22 5 6 2 1 ] +latency: IFETCH: [binsize: 128 max: 1463 count: 56 average: 672.982 | standard deviation: 260.615 | 0 4 4 5 10 14 6 11 1 0 0 1 ] +hit latency: [binsize: 8 max: 114 count: 78 average: 9.08974 | standard deviation: 26.2037 | 73 0 0 0 0 0 0 0 0 0 0 0 1 3 1 ] +hit latency: LD: [binsize: 1 max: 4 count: 6 average: 2.16667 | standard deviation: 1.18322 | 0 2 2 1 1 ] +hit latency: ST: [binsize: 8 max: 114 count: 72 average: 9.66667 | standard deviation: 27.206 | 67 0 0 0 0 0 0 0 0 0 0 0 1 3 1 ] +miss latency: [binsize: 2048 max: 29443 count: 907 average: 5637.89 | standard deviation: 7081.47 | 512 105 29 14 17 16 52 39 40 45 23 5 6 3 1 ] +miss latency: LD: [binsize: 2048 max: 28069 count: 38 average: 6380.47 | standard deviation: 8153.33 | 21 5 0 0 0 1 2 2 2 3 1 0 0 1 ] +miss latency: ST: [binsize: 2048 max: 29443 count: 813 average: 5945.16 | standard deviation: 7148.31 | 435 100 29 14 17 15 50 37 38 42 22 5 6 2 1 ] +miss latency: IFETCH: [binsize: 128 max: 1463 count: 56 average: 672.982 | standard deviation: 260.615 | 0 4 4 5 10 14 6 11 1 0 0 1 ] + Request vs. RubySystem State Profile -------------------------------- |