summaryrefslogtreecommitdiff
path: root/src/arch/alpha/AlphaISA.py
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/alpha/AlphaISA.py')
-rw-r--r--src/arch/alpha/AlphaISA.py4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/arch/alpha/AlphaISA.py b/src/arch/alpha/AlphaISA.py
index 64c9e4733..d85354704 100644
--- a/src/arch/alpha/AlphaISA.py
+++ b/src/arch/alpha/AlphaISA.py
@@ -35,9 +35,13 @@
#
# Authors: Andreas Sandberg
+from m5.params import *
+from m5.proxy import *
from m5.SimObject import SimObject
class AlphaISA(SimObject):
type = 'AlphaISA'
cxx_class = 'AlphaISA::ISA'
cxx_header = "arch/alpha/isa.hh"
+
+ system = Param.System(Parent.any, "System this ISA object belongs to")